



80C24 AutoDUPLEX™ CMOS Ethernet Interface Adapter

96345

Functional Features

- Low Power CMOS Technology Ethernet Serial Interface Adapter with Integrated Manchester Code Converter (MCC™), AUI and 10Base-T Transceiver with Output Wave Shaping and on chip filters.
- Meets IEEE 802.3 10Base-5, 10Base-2, 10Base-T Standards
- Direct Interface to SEEQ, INTEL, AMD & NATIONAL LAN Controllers
- Automatic or Manual Selection of AUI/10Base-T Interface
- Provides AutoDUPLEX™ Detect Function for SEEQ LAN Controllers and Doubles Bandwidth to 20 MBits/sec for Switched Networks
- Status Indicators: Link, Transmit & Receive, Port Selection-AUI/TP, TP Cable Polarity
- Diagnostic Loopback Support
- Power On Reset with Power Down Mode to Conserve System Power
- Separate Analog/Digital Power and Ground Pins to Minimize Noise

Interface Features

- Meets IEEE 10Base-T Standards and IEEE 802.3 standards for AUI.
- On Chip Transmit Wave Shaping and Low Pass Filter Circuits - No External Filters Required
- Selectable Termination Impedance to Support UTP and STP Cables, (100 ohms, 150 ohms)
- Long Cable Mode Support > 100 Meters
- Automatic Polarity Correction
- Link Integrity Test Disable, Selectable Coded Link Pulse for AutoDUPLEX Mode
- Low differential and common mode noise on TP transmit outputs.
- Differential Transmit Drivers to support 50 Meters of AUI Cable Lengths.
- Direct AUI interface to the Manchester Code Converter.

Note: Check for latest Data Sheet revision before starting any designs.


SEEQ Data Sheets are now on the Web, at www.lsilogic.com.

This document is an LSI Logic document. Any reference to SEEQ Technology should be considered LSI Logic.

General Description

The SEEQ 80C24 is a CMOS single chip Ethernet serial interface adapter with a completely integrated Manchester Code Converter (MCC), AUI & 10Base-T transceiver with wave shaping & filters eliminating the need for external filters. The 80C24 is designed to interface directly with SEEQ's family of Ethernet data link controllers- 8003, 80C03, 8005, 80C04, Intel, AMD & National's controllers. The chip provides automatic polarity correction, automatic port selection, support for cables longer than 100m, UTP/STP cable selection, power down mode, separate analog & digital ground pins & a link disable feature. It also provides a selectable coded link pulse to implement AutoDUPLEX function together with SEEQ's 80C03, 80C04 & NCORE controllers allowing seamless full duplex operation in switched network implementations doubling network bandwidth to 20 Mbps in 10Base-T. The 80C24 is typically suitable for adapter boards, motherboards and stand-alone TP transceiver designs & switching hubs.

Pin Configuration



Note: Refer to Appendix B for the Thin Quad Flat Package (TQFP).

MCC and AutoDUPLEX are trademarks of SEEQ Technology, Inc.



80C24 Pin Description

Pin	Name	I/O	Description															
1	V_{CC1}	—	Power supply pin. +5V \pm 5%.															
2	$\overline{\text{AUI/APT}}$	Input Pulldown ^[1]	AUI Port/autoport select input. <table border="1"> <thead> <tr> <th>$\overline{\text{AUI/APT}}$</th> <th>$\overline{\text{TP/APT}}$</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Automatic port selection enabled when $\overline{\text{LNK_DIS}}=1$</td> </tr> <tr> <td>0</td> <td>1</td> <td>TP port selected</td> </tr> <tr> <td>1</td> <td>0</td> <td>AUI port selected</td> </tr> <tr> <td>1</td> <td>1</td> <td>Invalid</td> </tr> </tbody> </table>	$\overline{\text{AUI/APT}}$	$\overline{\text{TP/APT}}$		0	0	Automatic port selection enabled when $\overline{\text{LNK_DIS}}=1$	0	1	TP port selected	1	0	AUI port selected	1	1	Invalid
$\overline{\text{AUI/APT}}$	$\overline{\text{TP/APT}}$																	
0	0	Automatic port selection enabled when $\overline{\text{LNK_DIS}}=1$																
0	1	TP port selected																
1	0	AUI port selected																
1	1	Invalid																
3,4	MODE2, MODE1	Inputs Pulldown	Controller interface mode select input. These pins select one of four possible controller interfaces. <table border="1"> <thead> <tr> <th>Controller</th> <th>MODE2</th> <th>MODE1</th> </tr> </thead> <tbody> <tr> <td>SEEQ</td> <td>0</td> <td>0</td> </tr> <tr> <td>NSC</td> <td>0</td> <td>1</td> </tr> <tr> <td>INTEL</td> <td>1</td> <td>0</td> </tr> <tr> <td>AMD</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	Controller	MODE2	MODE1	SEEQ	0	0	NSC	0	1	INTEL	1	0	AMD	1	1
Controller	MODE2	MODE1																
SEEQ	0	0																
NSC	0	1																
INTEL	1	0																
AMD	1	1																
5	$\overline{\text{PDN}}$	Input Pulldown	Powerdown input. When $\overline{\text{PDN}} = 0$, all functions are disabled and power consumption is reduced to a minimum.															
6	$\overline{\text{TP/APT}}$	Input Pullup ^[2]	TP Port/autoport select input. See $\overline{\text{AUI/APT}}$.															
7	TX+	Output	AUI transmit output, positive.															
8	TX-	Output	AUI transmit output, negative.															
9	V_{CC4}	—	Power supply pin. +5V \pm 5%.															
10	GND_4	—	Ground pin.															
11	CI-	Input	AUI collision input, negative.															
12	CI+	Input	AUI collision input, positive.															
13	RX-	Input	AUI receive input, negative.															
14	RX+	Input	AUI receive input, positive.															
15	$\overline{\text{AUI_TP_LED}}$	Output	Port select indication output. This pin is an open drain output and is capable of driving an LED from V_{CC} . This pin also indicates reverse polarity on the twisted pair inputs by blinking on and off when the polarity is reversed. $\overline{\text{AUI_TP_LED}} = \text{High } Z$ AUI port selected. $\overline{\text{AUI_TP_LED}} = 0$ TP port selected.															
16	$\overline{\text{TX_RX_LED}}$	Output	Transmit and receive activity output. This output goes low and stays low for a minimum of 0.2 sec, when there is packet transmission or reception on the TP or AUI port. This pin is an open drain output and is capable of driving an LED from V_{CC} .															

[1] Pulldown indicates that the pin is pulled down internally so that the default state is low.

[2] Pullup indicates that the pin is internally pulled up so that the default state is high.

Pin Description cont'd

Pin	Name	I/O	Description
17	$\overline{\text{LNK_LED}}$	Output	Link pulse detect output. When $\overline{\text{LNK_LED}} = 0$, link pulse is detected on twisted pair receive input. This pin is an open drain output and is capable of driving an LED from V_{CC} .
18	$\overline{\text{FDPLX_DET}}$	Output	Full duplex detect output. When $\overline{\text{FDPLX_DET}} = 0$, the device has been placed in the full duplex mode by either selection or by the AutoDUPLEX feature.
19	CSN	Output	Carrier sense output. This controller interface output indicates valid data and collisions on the receive TP or AUI inputs.
20	$\overline{\text{TXC}}$	Output	Transmit clock output. This controller interface output provides a 10MHZ clock to the controller. Transmit data from the controller on TXD is clocked in on edges of $\overline{\text{TXC}}$.
21	COLL	Output	Collision output. This controller interface output is asserted when collision between transmit and receive data is occurring, and during SQE test.
22	V_{CC3}	—	Power supply pin. +5V \pm 5%.
23	GND_3	—	Ground pin.
24	X2	Output	Crystal oscillator output. The master clock for the device is generated by either placing a crystal between X1 and X2, or by applying an external clock to X1.
25	X1	Input	Crystal oscillator input. The master clock for the device is generated by either placing a crystal between X1 and X2, or by applying an external clock to X1.
26	RXC	Output	Receive clock output. This controller interface output provides a 10MHZ clock to the controller. Receive data on RXD is clocked out on edges of RXC.
27	RXD	Output	Receive data output. This controller interface output contains receive data decoded from the receive TP/AUI inputs and is clocked out on edges of RXC.
28	$\overline{\text{LNK_DIS}}$	Input Pullup	Link disable input. When $\overline{\text{LNK_DIS}} = 0$, link pulse functions are disabled; that is, no link pulses are transmitted on TP outputs, link pulse detection on receive TP inputs ignored.
29	TXD	Input	Transmit data input. This controller interface input contains data to be transmitted on either TP or AUI transmit outputs and is clocked in on edges of $\overline{\text{TXC}}$.
30	TXEN	Input	Transmit enable input. This controller interface input has to be asserted when data on TXD is valid.
31	TPI-	Input	Twisted pair receive input, negative.
32	TPI+	Input	Twisted pair receive input, positive.
33	GND_2	—	Ground pin.
34	V_{CC2}	—	Power supply pin. +5V \pm 5%.

Pin Description cont'd

Pin	Name	I/O	Description
35	TPO+	Output	Twisted pair transmit output, positive.
36	TPO-	Output	Twisted pair transmit output, negative.
37	BIAS_RES	Output	Bias resistor set. A resistor tied between this pin and A _{GND} sets the twisted pair transmit peak output current level on TPO±.
38	$\overline{\text{SQE_DIS}}$ / $\overline{\text{LPBK}}$ / $\overline{\text{FDPLX}}$	Input Pullup	<p>SQE disable/loopback/full duplex enable input. This pin has three distinct functions. The pin is configured as one of the first two functions, $\overline{\text{SQE_DIS}}$ and $\overline{\text{LPBK}}$, depending on whether TP or AUI port is selected.</p> <p>IF TP PORT IS SELECTED AND $\overline{\text{LNK_DIS}} = 1$</p> <p>$\overline{\text{SQE_DIS}} = 1$ SQE test enabled $\overline{\text{SQE_DIS}} = 0$ SQE test disabled</p> <p>IF AUI PORT IS SELECTED AND $\overline{\text{LNK_DIS}} = 0$</p> <p>$\overline{\text{LPBK}} = 1$ Loopback disabled $\overline{\text{LPBK}} = 0$ Loopback enabled</p> <p>This pin can be configured as the third function, $\overline{\text{FDPLX}}$, by setting AUI/APT = 0, TP/APT = 0, $\overline{\text{LNK_DIS}} = 0$, $\overline{\text{FDPLX}} = 1$. This pin combination forces the device into the full duplex mode. It is important to note that the link pulses will be present even though the $\overline{\text{LNK_DIS}}$ pin is held low. This happens only in this particular mode.</p>
39	FLTR_DIS	Input Pulldown	Filter disable input. When FLTR_DIS=1, the internal transmit and receive filters are disabled.
40	$\overline{\text{ADPLX}}$ / $\overline{\text{JAB_DIS}}$	Input Pullup	<p>Autoduplex enable/jabber disable input. This pin changes function depending on whether TP or AUI port is selected.</p> <p>IF TP PORT IS SELECTED AND $\overline{\text{LNK_DIS}} = 1$</p> <p>$\overline{\text{ADPLX}} = 1$ Half duplex selected $\overline{\text{ADPLX}} = 0$ Autoduplex on</p> <p>IF AUI PORT IS SELECTED AND $\overline{\text{LNK_DIS}} = 0$</p> <p>$\overline{\text{JAB_DIS}} = 1$ Jabber enabled $\overline{\text{JAB_DIS}} = 0$ Jabber disabled</p>
41	$\overline{\text{LONG}}$	Input Pullup	Long cable mode input. When $\overline{\text{LONG}} = 0$, the receive input thresholds are reduced to accommodate cable lengths in excess of 100 meters.
42	APOL	Input Pulldown	Autopolarity input. When APOL = 1, this pin enables the autopolarity function and automatically corrects for reversed polarity on the twisted pair receive inputs, TPI±.
43	$\overline{\text{UTP/STP}}$	Input Pullup	<p>Cable type select input. This pin adjusts the twisted pair transmit output current level to accommodate either 100 ohm (UTP) or 150 ohm (STP) cable.</p> <p>$\overline{\text{UTP/STP}} = 1$ 100 ohm cable (UTP) $\overline{\text{UTP/STP}} = 0$ 150 ohm cable (STP)</p>
44	GND ₁	—	Ground pin.

BLOCK DESCRIPTION

Functional Description

The 80C24 is an Ethernet adapter with a completely integrated Manchester Code Converter, 10Base-T transceiver with on chip filters. The device contains both 10Base-T and AUI interfaces compliant with IEEE 802.3 specifications. The chip is divided into four major blocks, namely (i) The controller interface (ii) The Encoder / Decoder (iii) The twisted pair interface and (iv) The AUI. The input signals are received on the TP or AUI receivers depending on which is selected. Both the twisted pair and AUI receivers contain a threshold comparator to validate the signal and a zero crossing comparator for checking the transitions. Then the data is sent to the PLL in the decoder to separate the data from the clock. On the other side, digital transmit data is clocked into the device via the controller interface. The data is then sent to the Manchester encoder to be encoded. Encoded data is then transmitted on the twisted pair or AUI based on the selected port.

The Controller Interface

The 80C24 is designed to interface directly to SEEQ's 80C03, 80C04 & NCORE controllers, INTEL's 82586/596/592/593 LAN controllers, NSC and AMD's controllers with the use of MODE1 & MODE2 pins. The controller interface consists of the Transmit/Receive data (TXD/RXD), transmit/receive Clocks (\overline{TXC}/RXC), the Transmit Enable (TXEN) input, the collision output (COLL), the Full Duplex acknowledgment (FDPLX_DET) and the Carrier Sense Output (CSN) pins. On the transmit side, data on TXD is clocked into the device on the edges of TXC clock output only when the data valid signal (TXEN) is asserted. On the receive side, data on RXD is clocked out on edges of RXC. In the SEEQ, NSC and AMD modes, RXC follows TXC for 2.2 μ s in the TP mode or 1.8 μ s in the AUI mode and then switches to the recovered clock. In the Intel mode, RXC is held low for 2.2 μ s in the TP mode or 1.8 μ s in the AUI mode while the PLL is acquiring lock and then switches to the recovered lock. The $\overline{FDPLX_DET}$ pin signifies to the controller that full duplex channels have been established.

The following mode table illustrates the selection of the appropriate inputs to match the controller.

MODE 2	MODE 1	Controller
0	0	SEEQ
0	1	NSC
1	0	INTEL
1	1	AMD

The Encoder/Decoder

Manchester encoding is a process of combining the clock & the data stream together so that they can be transmitted on the twisted pair interface or AUI at the transceiver side. Once encoded, the first half contains the complement of the data and the second half contains the true data, so that a transition is always guaranteed at the middle of a bit cell. Data encoding and transmission begins with TXEN going active, and the subsequent data is clocked on the edges of \overline{TXC} and then gets encoded. The end of a transmit packet occurs at a bit cell center if the last bit is a "ONE" or at a bit boundary if the last bit is a "ZERO".

The decoding is a process of recovering the encoded data stream coming from the receiver side and decoding it back into the clock and data outputs using the phase locked loop technique. The PLL is designed to lock into the preamble of the incoming signal at less than 20 bit times with a maximum jitter of ± 13.5 ns at the TPI or AUI inputs and can also sample the incoming data with this amount of jitter. The ENDEC asserts the CSN signal to indicate to the controller that the data and clock received are valid and available. There is an inhibit period after the end of a frame after a node has finished transmitting for 4.4 μ s during which CSN is deasserted irregardless of the state of the receiver and collision status.

Twisted Pair Interface

(a) The transmitter function

The transmitter transfers Manchester encoded data from the ENDEC to the twisted pair cable. The circuit consists of a set of functional blocks to provide pre-coded wave-shaped, pre-equalized and smoothed waveforms so that the outputs are made to appear as though it had passed through a 5-7th order external elliptic passive filter, thereby eliminating the need for an external filter. The waveform generator consists of a ROM, DAC, PLL, filter and a output driver to preshape the output waveform transmitted onto the twisted pair cable to meet the pulse template requirements outlined in IEEE STD 802.3 and illustrated in figure 12. The DAC first converts the data pulse into a stair stepped representation of the desired output waveform, which goes through a second order low-pass filter. The DAC values are determined from the ROM addresses, which are chosen to have different values for long and short data bits so as to shape the pulse to meet the 10Base-T waveform template. The line driver takes the smoothed current waveform and converts it into a high current output that can drive the TP directly without any external filters. The current output is also guaranteed to have a very low common mode and differential noise. The interface to the twisted pair cable requires a transformer




Figure 1. 80C24 Block Diagram



with a ratio of 2:1 on transmit and a 1:1 on receive, with two 200 ohm resistors connected as shown in figure 2. The output driver is a current source. The output current level is set by the values of the resistor tied between the BIAS_RES (Pin 37) & GND. The current level is determined by the following equation.

$$I_{OUT} = (R_{BIAS_RES} / 10K) * 50 \text{ mA}$$

Though a 10K resistor will meet the template requirements specified with a no load condition, a capacitive or inductive loading can influence the level, because the transmitter has a current source output. So, in a actual application, it might be necessary to adjust the value to compensate the loading involved. For example, the bias resistance value for a loading of 10 pf will be 8K approximately.

(b) The receiver function

The receiver receives the Manchester-encoded data from the twisted pair lines (TPI±) and passes it on to the ENDEC side, where it gets decoded back into the receive clock RXC and the receive data RXD. The inputs first goes through a receive filter, which is a continuous time 3rd order low pass filter with a typical 3 dB cutoff frequency of 20-25 Mhz. The filter's output then passes through two different types of comparators, namely threshold and zero crossing. The threshold comparator compares the TPI± inputs with fixed positive and negative thresholds called the squelch levels. The zero crossing comparator senses the transition point on the TPI± inputs without introducing excess jitter and the outputs goes to the PLL in the decoder. The receiver is transformer coupled and needs to be terminated with a 100Ω resistor or two 50Ω resistor and a capacitor as described in figure 2.

(c) Full Duplex Functions

The Full Duplex scheme allows the simultaneous transmission on the TPO± and simultaneous reception on the TPI± without interruption, effectively doubling the bandwidth to 20 MBPS in switched network implementations on 10Base-T. The 80C24 can be made to operate either in the AutoDUPLEX or in the Forced FullDuplex scheme.

The 80C24 is switched on to the AutoDUPLEX mode when an active LOW signal is detected on the ADPLX/JAB_DIS (pin 40) in the TP mode. In this configuration, Full duplex mode is automatically established by the successful detection of double pulses embedded within the regular link pulses. The 80C24 sends the double pulses in 16 pulse intervals constantly on the TPO± pins and continually monitors the TPI± pins for similar type of double pulses within a time window of 210±6ms. Once the double pulses are detected, the FDPLX_DET (Pin 18) will go low to acknowledge to the controller that the network will allow

simultaneous transmission and reception on the TP port. The maximum distance between two consecutive pulses in a double pulse is 5.4 μs.

The Forced Full-Duplex mode can be established by the following pin combinations.

1. $\overline{AUI/APT}$ (pin 2) = 0, $\overline{TP/APT}$ (pin 6) = 0; Sets 80C24 in Autoport.
2. $\overline{LNK_DIS}$ (pin 28) = 0. Disables Link.
3. $\overline{SQE_DIS/LPBK/FDPLX}$ = 1 Forces the 80C24 into FullDuplex.

In this combination, forced full duplex is effectively established and Collision, SQE & the LoopBack functions are disabled.

(d) Squelch functions

The squelch function is used to discriminate noise from link test pulses and valid data to prevent the noise from activating the receiver. It is accomplished by a squelch comparator which compares the TPI± signals with a fixed positive and negative squelch value. The output from the comparator goes to a receive squelch circuit which determines whether the input data is valid or not. If the data is invalid, the transceiver enters into an squelched state. The input voltage should exceed ±300mV p-p for five bit times max. (with alternating polarity) for unsquelching to occur. In the Unsquelch state, the value of the threshold in the comparator is reduced to take care of hysteresis effects. While in the unsquelch state, the receive squelch circuit looks for the SOI (Start of Idle) signal at the end of the packet. When the SOI signal is detected, the receive squelch is turned on again.

(e) The Link integrity functions

The 80C24 monitors the TPI± pins continuously for valid data and link pulse activity. If neither data or link test pulse is detected for a minimum time, the transceiver enters into a Link Test Fail State and disables the transmitter, receiver, collision presence and the SQE functions. For the transceiver to exit this state, it should receive three consecutive link pulses or valid data at the TPI± inputs to resume normal packet transmission and reception. On the other hand, the transmitter generates link pulses periodically when it's not transmitting data to indicate to the network that the link is intact. Please refer to figure 14 for the diagram illustrating the Transmit Link Pulse Voltage Template as specified in the IEEE 802.3. The Link function could be disabled by providing an active low input to pin 28 (LNK_DIS). In this mode, link pulses are neither transmitted nor received. A link pulse detect output capable of driving a LED is also provided for link indication.

(f) The Start of Idle (SOI) pulse

The transmit SOI pulse is a positive pulse inserted at the end of every transmission to signal the end and the start of idle period to corresponding receivers. The output pulse is also shaped by the transmit waveshaper to meet the pulse requirements specified in IEEE 802.3. Please refer to figure 13 for the Transmit Start Of Idle Pulse voltage template diagram. The receiver detects the SOI pulse by sensing the missing data transitions with the zero crossing comparator. Once the SOI pulse is detected, another SOI pulse is generated and sent to the Controller interface outputs.

(g) Automatic Polarity Correction

The 80C24 provides autopolarity detection and correction functions for the twisted pair receiver peak detectors to determine whether normal or inverted data is received over the TPI± pins. Automatic polarity is enabled by making APOL (Pin 42) HIGH. The polarity reversal can be indicated by connecting a LED to the AUI_TP_LED pin, which would blink when a reversal is observed. A polarity reversed condition is sensed when four opposite link pulses are detected without the expected polarity or if 3-4 frames are received with a reversed start-of-idle.

(h) Jabber functions

The jabber function detects abnormally long streams of Manchester-encoded data on the TXD input with the help of a Jabber detect circuit. The jabber circuit uses a Jabber timer, which monitors the TXEN pin. It starts counting at the beginning of each transmission. If the timer expires before TXEN goes inactive, the 80C24 enters a jabber state disabling the transmit/loopback functions and enabling the collision functions. If TXEN goes inactive before the timer expires, the timer is reset and becomes ready for the next transmission. The jabber function can be disabled in the AUI mode by applying an active low signal to the ADPLX/JAB_DIS (pin 40). The jabber function can also be disabled in TP mode for certain pin combinations described in Appendix A.

(i) Loopback functions

Loopback in the TP mode is internally enabled when Manchester encoded data is transmitted on TPO± and no data is received on the TPI± in order to simulate Coax Ethernet behavior. When internal loopback is enabled, the transmitted data is loopbacked into the RXD and sent to the controller. The loopback function is disabled during Link Fail State, Jabber State and during Full-Duplex Operation.

In the AUI mode, internal loopback function can be forcefully enabled by applying an active low to SQE_DIS/LPBK/FDPLX (pin 38) and the transmit data can be loopbacked for diagnostic purposes.

(j) Long mode

The 80C24 can be made to support longer cable lengths (> 100 meters) by applying an active LOW signal to the LONG (pin 41) pin. When this pin is LOW, the threshold levels of the internal threshold comparators are lowered to accommodate the longer cable length. In normal mode, it supports a cable with 11.5dB of attenuation and in the LONG mode an additional 4dB of attenuation is supported.

(k) Cable mode

The UTP/STP pin can be used to configure the 80C24 to be used with a selectable termination impedance of 100 ohms or 150 ohms for use with either UTP or STP cable types respectively. The STP mode is selected by tying this pin LOW. When tied LOW, the output current is reduced so as to keep the amplitude of the transmit signal unchanged from the template when the STP cable is attached.

(l) Signal Quality Error Test

The Signal Quality Error test is used to indicate a successful transmission (i.e. A transmission without interruptions such as Collision, jabber or Link failure) to the DTE. When the SQE is enabled, a COLL signal is presented to the controller when the transmitter goes idle after a successful transmission of a frame on the twisted pair network. The Signal Quality Error test can be disabled by applying an active low to SQE_DIS/LPBK/FDPLX (pin 38) since it becomes necessary to disable SQE tests for applications such as repeaters. When this pin is tied low, only the SQE functions are disabled and the normal collision detection functionality is left unchanged during regular transceiver operations. The maximum duration of the SQE test is 850 ns and the maximum SQE test wait delay is 700ns.

AUI Interface

The differential transmit output pair TX+/TX- sends the encoded data on to an external transceiver and is capable of driving 50 meters of 78ohm shielded AUI cable directly with a jitter of 0.5 ns max. The receive input differential pair RX+/RX- goes through the AUI squelch comparator and the zero crossing comparator. The AUI squelch comparator compares the input signals with fixed minimum and maximum values of -175mv and -325mv respectively, and passes it on to the squelch circuit to determine data validity. The zero crossing comparator senses the transition point of the input pair without introducing excess jitter and passes the data to the phase locked loop of the decoder. The CI+/CI- are the collision input pair signals which would expect a 5 Mhz or a 10 Mhz square wave from an external transceiver.

Collisions

Collisions are generated when two stations try to contend for the network at the same time, which would result in simultaneous activity detected on the TPO± and TPI±. When this happens, COLL will be asserted to indicate to the controller the simultaneous transmission of two or more stations on the network. CSN is also asserted during collision. For further details, about timing, refer to figures 7 and 8.

Oscillator

The internal clock generator is controlled either by an external parallel resonant crystal connected across the X1 & X2 or by connecting a clock to the input pin X1. This external 20 Mhz clock is used by the clock circuitry and the PLL to generate a 10 Mhz ± 0.01% transmit clock. The manchester encoding process uses both the 10Mhz and 20Mhz clocks.

Crystal Specification:

1. Parallel resonant mode
2. Frequency 20 MHz ±0.01% @ 0 – 70 °C
3. Equivalent Series Resistance 25 Ω max.
4. Load Capacitance 20 pf max.
5. Case Capacitance 7 pf max.

Automatic Port Selection

The automatic port selection feature of the 80C24 can be enabled by applying active low inputs to the AUI/APT (pin 2) & TP/APT (pin 6) respectively. In this mode, 80C24 automatically selects either the TP or AUI port by detecting the presence or absence of activity on the TPI± and RX± respectively. In the Autoport mode, the device powers up with the TP port active. If no activity is detected for a period of 800 ms on the TP port, the device automatically switches to AUI mode. The device will stay in AUI mode as long as no activity is detected on the TP port. Note that activity is defined as the presence of either link pulses or packets.

Powerdown

The 80C24 can be made to go into a low power mode by applying an active low signal to PDN (pin 5). In this mode, all the functions in the device are disabled and the power consumption is reduced to a bare minimum of 0.5 mA or less.

Power Supply Decoupling

There are four sets of V_{CC}/GND on the 80C24: (V_{CC1}/GND₁, VCC₂/GND₂, VCC₃/GND₃, and VCC₄/GND₄).

All V_{CC}'s should be connected together as close as possible to the device with a large V_{CC} plane. If the V_{CC}'s vary in potential by even a small amount, noise and latchup can result.

All GND's should also be connected together as close as possible to the device with a large ground plane. If the GND's vary in potential by even a small amount, noise and latchup can result.

A 0.01-0.1 μF decoupling capacitor should be connected between each V_{CC}/GND set as close as possible to the device pins, preferably within 0.5". The value of the decoupling capacitor should be selected based on whether the noise on V_{CC}-GND is high or low frequency. A conservative approach would be to use two decoupling capacitors on each V_{CC}/GND set, one 0.1μF for low frequency and one 0.001 μF for high frequency noise on the power supply.

The V_{CC} connection to the transmit transformer center tap shown in Figure 2 has to be well decoupled in order to minimize common mode noise injection from V_{CC} onto the TP wires. It is recommended that a 0.01 μF decoupling capacitor be placed between the center tap V_{CC} to the 80C24 GND plane. This decoupling capacitor should be physically placed within 0.5" of the transformer center tap.

The PCB layout and power supply decoupling discussed above should provide sufficient decoupling to achieve the following when measured at the device: (1) the resultant AC noise voltage measured across each V_{CC}/GND set should be less than 100 mV_{pp}, (2) all V_{CC}'s should be within 50 mV_{pp} of each other, and (3) all GND's should be within 50mV_{pp} of each other.




Figure 2. 80C24 in a Typical Application

Notes:

1. The 80C04 is a low power CMOS Ethernet Data Link Controller available in a 68 pin surface mount plastic leaded chip carrier package.
2. The EM2 is an Ethernet transceiver module with on board isolation transformer and a DC-DC converter.
3. This resistance value will meet the template requirements specified on a no load condition. However, a capacitive or inductive loading can influence the current level. Hence it may be necessary to adjust the value to compensate the loading involved.
4. Transformers are available from
 - a. Valor PT4152 Tel: (619) 537-2500
 - b. Colcraft Q4430-A Tel: (708) 639-6400
 - c. PCA EPE6047S Tel: (818) 892-0761
 - d. Belfuse A553-SEEQ-01 Tel: (201) 432-4463
 - e. FEE FIL_mag 23Z128 Tel: (619) 569-6577

Absolute Maximum Ratings

V_{CC} Supply Voltage -0.3V to 7V
 All Inputs and Outputs -0.3 to $V_{CC} + 0.3$ V
 Latchup Current ± 25 mA
 Package Power Dissipation 1 Watt @ 25°C
 Storage Temperature -65 to +150°C
 Operating Temperature -65 to +125°C
 Lead Temperature (Soldering, 10 sec) 250°C

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Power Supply Characteristics

Test conditions are as follows:

1. T = 0–70°C
2. $V_{CC} = 5V \pm 5\%$
3. 20 MHz $\pm 0.1\%$
4. BIAS_RES = 10K, with no load.

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
I_{CC}	V_{CC} Power Supply Current		110	150	mA	Transmitting, TP selected
			85	110	mA	Transmitting, AUI selected
				0.5	mA	Powerdown

DC Digital I/O Characteristics

Test conditions are as follows:

1. T = 0–70°C
2. $V_{CC} = 5V \pm 5\%$
3. 20 MHz $\pm 0.1\%$
4. BIAS_RES = 10K, with no load.

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
V_{IL}	Input Low Voltage			0.8	Volt	All except X1
				1.5	Volt	X1
V_{IH}	Input High Voltage	2			Volt	All except X1
		3.5			Volt	X1
I_{IH}	Input High Current			1	μ A	$V_{IN} = V_{CC}$ X1
		20	60	120	μ A	$V_{IN} = V_{CC}$ AUI/APT, MODE1-2, PDN, FLTR_DIS, APOL
I_{IL}	Input Low Current			-1	μ A	$V_{IN} = GND$ X1
		-20	-60	-120	μ A	$V_{IN} = GND$ LNK_DIS, SQE_DIS/LPBK/FDPLX ADPLX/JAB_DIS, LONG, UTP/STP, TP/APT

DC Digital I/O Characteristics cont'd

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
V _{OL}	Output Low Voltage			0.4	Volt	I _{OL} = 2.1 mA All except <u>AUI_TP_LED</u> , <u>TX_RX_LED</u> , <u>LNK_LED</u>
				1.2	Volt	I _{OL} = -20mA <u>AUI_TP_LED</u> , <u>TX_RX_LED</u> , <u>LNK_LED</u>
V _{OH}	Output High Voltage			4	Volt	I _{OH} = -400μA All except <u>AUI_TP_LED</u> , <u>TX_RX_LED</u> , <u>LNK_LED</u>
I _{OZ}	Output Leakage Current			-1	μA	V _{OH} = V _{CC} <u>AUI_TP_LED</u> , <u>TX_RX_LED</u> , <u>LNK_LED</u>
C _{IN}	Input Capacitance		5		pF	
C _{OUT}	Output Capacitance		5		pF	

Twisted Pair Interface Characteristics

Unless otherwise specified, all test conditions are as follows:

1. $T = 0-70^{\circ}\text{C}$
2. $V_{\text{CC}} = 5\text{V} \pm 5\%$
3. $20\text{MHz} \pm 0.01\%$
4. $\text{BIAS_RES} = 10\text{K}$, with no load.
5. TPO_{\pm} loading as shown in Figure 2 or equivalent.
6. 10MHz sine wave on TPI_{\pm}

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
TOV	TPO_{\pm} Differential Output Voltage	2.2	2.5	2.8	Vpk	
TOVT	TPO_{\pm} Differential Output Voltage Template	See Figure 12				
TSOI	TPO_{\pm} SOI Output Voltage Template	See Figure 13				
TLPT	TPO_{\pm} Link Pulse Output Voltage Template	See Figure 14				
TOIV	TPO_{\pm} Differential Output Idle Voltage			± 50	mV	Measured on Secondary Side of XFMR in Fig. 2
TOIA	TPO_{\pm} Output Current	44	50	56	mA pk	UTP cable mode
		29	33	37	mA pk	STP cable mode
TOIR	TPO_{\pm} Output Current Adjustment Range	0.70		1.40		$V_{\text{CC}} = 5\text{V}$ Adjustable with BIAS_RES
TCMA	TPO_{\pm} Common Mode AC Output Voltage		10	50	mV pk	Relative to Value at $\text{BIAS_RES} = 10\text{K}$
THD	TPO_{\pm} Harmonic Distortion			-27	dB	
TOR	TPO_{\pm} Output Resistance		10K		ohms	
TOC	TPO_{\pm} Output Capacitance		15		pF	
RST	TPI_{\pm} Squelch Threshold	310		540	mVpk	$\overline{\text{LONG}} = 1$
		190		330	mVpk	$\overline{\text{LONG}} = 0$
RUT	TPI_{\pm} Unsquelch Threshold	190		330	mVpk	$\overline{\text{LONG}} = 1$
		115		200	mVpk	$\overline{\text{LONG}} = 0$
RZT	TPI_{\pm} Zero Cross Switching Threshold			20	mVpk	
ROCV	TPI_{\pm} Input Open Circuit Voltage	$(V_{\text{CC}}/3)-0.25$	$V_{\text{CC}}/3$	$(V_{\text{CC}}/3)+0.25$	Volt	

Twisted Pair Interface Characteristics cont'd

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
RCMR	TPI± Input Common Mode Voltage Range	$V_{cc}/3-1.0$		$V_{cc}/3+1.0$	Volt	
RDR	TPI+/- Input Differential Voltage Range			V_{cc}	Volt	
RCRR	TPI+/- Input Common Mode Rejection Ratio			-20	dB	0-10Mhz
RIR	TPI+/- Input Resistance	5K			ohm	
RIC	TPI+/- Input Capacitance		10		pF	

AUI Characteristics

Unless otherwise specified, all test conditions are as follows:

1. T = 0–70°C
2. $V_{CC} = 5V \pm 5\%$
3. 20MHZ $\pm 0.01\%$
4. BIAS_RES = 10K with no load.
5. 78 ohm, 27 μ H load on TX \pm
6. 10Mhz sine wave on RX \pm , CI \pm

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
AOV	TX \pm , Differential Output Voltage	550		1200	mVpk	
AORF	TX \pm , Output Rise And Fall Time			5	nS	tR, tF measured at 10-90% points
AOIV	TX \pm , Differential Output Idle Voltage			± 40	mV	
AOVU	TX \pm , Differential Output Voltage Undershoot During Idle			-100	mV	
AOCD	TX \pm , Common Mode DC Output Voltage	$V_{CC}/3.5$	$V_{CC}/3.0$	$V_{CC}/2.1$	Volt	
AOCA	TX \pm , Common Mode AC Output Voltage			40	mV pk	
AOR	TX \pm , Output Resistance			75	ohms	
AOC	TX \pm , Output Capacitance		15		pF	
AIST	RX \pm , CI \pm Squelch Threshold	-175		-325	mV	
AIUT	RX \pm , CI \pm Unsquelch Threshold	-100		-225	mV	
AIZT	RX \pm , CI \pm Zero Cross Switching Threshold			20	mVpk	
AIOC	RX \pm , CI \pm Input Open Circuit Voltage	$(V_{CC}/3) - .25$	$V_{CC}/3$	$(V_{CC}/3) + .25$	Volt	
AICR	RX \pm , CI \pm Input Common Mode Voltage Range	$(V_{CC}/3) - 1.0$		$(V_{CC}/3) + 1.0$	Volt	
AIVR	RX \pm , CI \pm Input Differential Voltage Range	0		V_{CC}	Volt	
AIR	RX \pm , CI \pm Input Resistance	5K	10K		ohm	
AIC	RX \pm , CI \pm Input Capacitance		10		pF	

AC Test Timing Conditions

Unless otherwise specified, all test conditions for timing characteristics are as follows:

1. $T = 0 - 70^{\circ}\text{C}$
2. $V_{\text{CC}} = 5\text{V} \pm 5\%$
3. $20\text{MHz} \pm 0.01\%$
4. $\text{BIAS_RES} = 10\text{K}$, with no load.
5. Input Conditions
 - All Inputs: $t_{\text{R}}, t_{\text{F}} \leq 10\text{ns}$ from 20-80% points
6. Output Loading
 - TPO \pm : 50 ohms to V_{CC} on each output, 10pF
 - TX \pm : 78 ohms differentially, 10pF
 - Open Drain Digital Outputs: 1K pullup, 50pF
 - All Other Digital Outputs: 50pF
7. Measurement Points
 - TPO \pm , TPI \pm , TX \pm , RX \pm , Cl \pm : Zero crossing during data and $\pm 3\text{V}$ point at start/end of signal
 - X1: $V_{\text{CC}}/2$
 - All other inputs and outputs: 1.5 Volts

20 MHz Input Clock Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t_1	X1 Cycle Time	49.995	50.005	50.005	nS	
t_2	X1 High Time	15			nS	
t_3	X1 Low Time	15			nS	

Refer to Figure 3 for timing diagram.





Figure 3. 20 MHz Input Clock Timing

Transmit Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t ₁₁	TXC Cycle Time	99.99	100	100.01	nS	
t ₁₂	TXC High Time	40		60	nS	
t ₁₃	TXC Low Time	40		60	nS	
t ₁₄	TXC Rise Time			5	nS	
t ₁₅	TXC Fall Time			5	nS	
t ₁₆	TXEN Setup Time	30			nS	
t ₁₇	TXEN Hold Time	0			nS	
t ₁₈	TXD Setup Time	30			nS	
t ₁₉	TXD Hold Time	0			nS	
t ₂₀	Transmit Bit Loss			2	Bits	TP and AUI
t ₂₁	Transmit Propagation Delay			2	Bits	TP and AUI
t ₂₂	Transmit Output Jitter			8	nS	TP
				0.5		
t ₂₄	Transmit Output Rise and Fall Time	See Figure 12			nS	TP
				5	nS	AUI
t _{25A}	Transmit SOI Pulse Width to 0.3V Point	250			nS	TP Measure TPO± from last zero cross to 0.3V point.
		200			nS	AUI Measure TX± from last zero cross to 0.3V point.
t _{25B}	Transmit SOI Pulse Width to 40 mV Point			4500	nS	TP Measure TPO± from last zero cross to 40mV point.
				7000	nS	AUI Measure TX± from last zero cross to 40 mV point.
t ₂₆	TXEN assert to TX_RX_LED assert			150	nS	
t ₂₇	TX_RX_LED assert time	195		225	mS	Due To TX Activity

Refer to Figure 4 for timing diagram.



- MODE 2, 1 = 01** SAME AS MODE [2, 1] = 00 EXCEPT $\overline{\text{TxC}}$ IS INVERTED (RISING EDGE TRIGGERED).
- MODE 2, 1 = 10** SAME AS MODE [2, 1] = 00 EXCEPT TxEN IS INVERTED (ACTIVE LOW).
- MODE 2, 1 = 11** SAME AS MODE [2, 1] = 00 EXCEPT $\overline{\text{TxC}}$ IS INVERTED (RISING EDGE TRIGGERED).

Figure 4. Transmit Timing


Receive Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t ₃₁	CSN Assert Delay Time			600	nS	TP
				240	nS	AUI
t ₃₂	CSN Assert Setup Time	30			nS	
t ₃₃	CSN Deassert Hold Time	20			nS	Mode [2,1] = 00, 01, 11
		10		35	nS	Mode [2,1] = 10
t ₃₅	RXC to RXD Setup Time	40			nS	
t ₃₆	RXC to RXD Hold Time	30			nS	
t ₃₈	RXD Propagation Delay			200	nS	
t ₃₉	RXC High Time	40		200	nS	Mode [2,1] = 00, 01, 11
		40		60	nS	Mode [2,1] = 10
t ₄₀	RXC Low Time	40		60	nS	Mode [2,1] = 00, 01, 11
		40		2200	nS	Mode [2,1] = 10 Start of Packet
		40		250	nS	Mode [2,1] = 10 End of Packet
t ₄₁	CSN Assert To RXC Switchover From TX Clock To RX Clock			2200	nS	TP
				1800	nS	AUI
t ₄₂	CSN Deassert To RXC Switchover From Rx Clock To Tx Clock			200	nS	
t ₄₃	SOI Pulse Width Required For Idle Detection	125		200	nS	TP Measure TPI± from last zero cross to .3v point.
		125		160	nS	AUI Measure RX± from last zero cross to .45v point.
t ₄₄	Receive Input Jitter			±13.5	nS	Data
				±8.5	nS	Preamble
t ₄₅	CSN Assert To TX_RX_LED Assert			100	nS	
t ₄₆	TX_RX_LED Assert time	195		225	mS	Due To RX Activity
t ₄₉	RXC, RXD, CSN Output Rise And Fall Times			10	nS	

Refer to Figures 5 and 6 for timing diagram.

NOTES:


1. CI+ and CI- asserts and deasserts COLL, asynchronously, and asserts and deasserts CSN synchronously with RxC.
2. If CI+ and CI- arrives within 4.5 μs from the time CSN was deasserted; CSN will not be reasserted (on transmission node only).
3. When CI+ and CI- terminates, CSN will not be deasserted if Rx+ and Rx- are still active.
4. When the node finishes transmitting and CSN is deasserted, it cannot be asserted again for 4.5 μs.



MODE 2, 1 = 01 SAME AS MODE [2, 1] = 00

MODE 2, 1 = 11 SAME AS MODE [2, 1] = 00 AND RxC IS SHUTOFF DURING IDLE.


Figure 5a. Receive Timing — Start of Packet for SEEQ, NSC and AMD's Controllers



NOTE:
 SAME AS MODE [2, 1] = 00 EXCEPT CSN IS INVERTED (ACTIVE LOW), RxC IS INVERTED (FALLING EDGE TRIGGERED), RxC IS SHUTOFF DURING t41 ACQUISITION TIME, RxD IS HIGH DURING t41 ACQUISITION TIME AND DURING IDLE TIME.

Figure 5b. Receive Timing — Start of Packet for Intel's Controllers

MODE 2, 1 = 00




MODE 2, 1 = 01 SAME AS MODE [2, 1] = 00

MODE 2, 1 = 11 SAME AS MODE [2, 1] = 00 EXCEPT RxC IS SHUTOFF DURING IDLE

Figure 6a. Receive Timing — End of Packet for SEEQ, NSC and AMD's Controllers.

MODE 2, 1 = 10



NOTE:

SAME AS MODE [2, 1] = 00 EXCEPT TxEN IS INVERTED (ACTIVE LOW), RxC IS INVERTED RxC IS SHUTOFF DURING IDLE. t₄₁ ACQUISITION TIME, RxD IS HIGH DURING t₄₁ ACQUISITION TIME, REFER TO FIGURE 6a.


Figure 6b. Receive Timing — End of Packet for Intel's Controllers.

Collision Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t ₅₁	COLL Assert Delay Time - Rcv After Xmt			600	nS	TP TPI± to COLL
				300	nS	AUI CI± to COLL
t ₅₂	COLL Assert Delay Time - Xmt After Rcv			600	nS	TP TPO± to COLL
				300	nS	AUI CI± to COLL
t ₅₃	COLL Deassert Delay Time - Rcv After Xmt			500	nS	TP TPI± to COLL
				500	nS	AUI CI± to COLL
t ₅₄	COLL Deassert Delay Time - Xmt After Rcv			500	nS	TP TPO± to COLL
				500	nS	AUI CI± to COLL
t ₅₅	COLL Rise And Fall Time			10	nS	
t ₅₆	CI± Cycle Time	80		117	nS	
t ₅₇	CI± Low Or High Time	35		70	nS	
t ₅₈	CI± Rise And Fall Time			10	nS	

Refer to Figures 7 and 8 for timing diagram.


MODE 2, 1 = 00, 01, 11



MODE 2, 1 = 10 SAME AS MODE [2, 1] = 00 EXCEPT COLL IS INVERTED (ACTIVE LOW)

Figure 7. Collision Timing — Receive After Transmit

MODE 2, 1 = 00, 01, 11



MODE 2, 1 = 10 SAME AS MODE 2, 1 = 00 EXCEPT COLL IS INVERTED (ACTIVE LOW)


Figure 8. Collision Timing — Transmit After Receive

Link Pulse Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t ₆₁	Transmit Link Pulse Width	75		125	nS	
t ₆₂	Transmit Link Pulse Period	11		15	mS	
t ₆₃	Transmit Link Pulse To Double Link Pulse Spacing	5.0	5.2	5.4	μS	Full Duplex Mode Signalling
t ₆₄	Transmit Double Link Pulse Interval Spacing	16		16	Link Pulses	Full Duplex Mode Signalling
t ₆₅	Receive Link Pulse Width Required For Detection	35		200	nS	
t ₆₆	Receive Link Pulse Minimum Period Required For Detection	2	4	7	mS	Link_Test_Min
t ₆₇	Receive Link Pulse Maximum Period Required For Detection	50		150	mS	Link_Loss and Link_Test_Max
t ₆₈	Receive Link Pulse To Double Link Pulse Spacing Required For Full Duplex Mode Detection	4.8		5.6	μS	Full Duplex Mode Detection
t ₆₉	Receive Double Link Pulse Minimum Period Required For Full Duplex Mode Detection	204	210	216	mS	Full Duplex Mode Detection
t ₇₀	Receive Double Link Pulse Maximum Period Required for Full Duplex Detection	750		850	mS	Full Duplex Detection Mode
t ₇₁	Receive Link Pulse Assert	2	3	10	Link Pulses	
t ₇₂	Receive Full Duplex Assert			7	μS	Full Duplex Mode Detection

Refer to Figure 9 for timing diagram.

TRANSMIT



RECEIVE





Figure 9. Link Pulse Timing

Jabber Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t_{81}	Jabber Activation Time	40		60	mS	TP and AUI
t_{82}	Jabber Deactivation Time	400		430	mS	TP and AUI

Refer to Figure 10 for timing diagram



- MODE 2,1 = 01** SAME AS MODE 2, 1 = 00
- MODE 2,1 = 10** SAME AS MODE 2, 1 = 00 EXCEPT COLL IS INVERTED (ACTIVE LOW), CSN IS INVERTED, AND TxEN IS INVERTED.
- MODE 2,1 = 11** SAME AS MODE 2, 1 = 00


Figure 10. Jabber Timing

Loopback/SQE Timing Characteristics

Sym.	Parameter	Limit			Unit	Conditions
		Min	Typ	Max		
t_{91}	LPBK Setup Time	5			μS	AUI Only
t_{92}	LPBK Hold Time	5			μS	AUI Only
t_{93}	SQE Pulse Delay	600		700	nS	
t_{94}	SQE Pulse Width	750		850	nS	

Refer to Figure 11 for timing diagram.

MODE 2,1 = 00



MODE 2,1 = 01

SAME AS MODE [2, 1] = 00 EXCEPT $\overline{\text{LPBK}}$ INVERTED (ACTIVE HIGH)

MODE 2,1 = 10

SAME AS MODE [2, 1] = 00 EXCEPT TxEN INVERTED, CSN INVERTED

MODE 2,1 = 11

SAME AS MODE [2, 1] = 00 EXCEPT $\overline{\text{LPBK}}$ INVERTED (ACTIVE HIGH)

Figure 11. Loopback/SQE Test Timing




Figure 12. Twisted Pair Output Voltage Template with Line Model.




Figure 13. Transmit Start of Idle Pulse Voltage Template





Figure 14. Transmit Link Pulse Voltage Template

Ordering Information**PART NUMBER****Revision History****4/15/96**

- All references to separate 'digital' and 'analog' power and grounds deleted.
- There are four sets of V_{CC}/GND on the 80C24: V_{CC1}/GND_1 , V_{CC2}/GND_2 , V_{CC3}/GND_3 , and V_{CC4}/GND_4 .
- Page 9, Power Supply Decoupling suggestions added to page.
- Page 12, DC Digital I/O Characteristics: V_{OL} (max) changed from 0.8 to 1.2 V.
- Page 15, AUI Characteristics: AOCD (max) changed from $V_{CC}/2.5$ to $V_{CC}/2.1$.
- Page 31, Table replaced with addendum dated April 1995.

9/9/96

- Pages 33, 34, PLCC and TQFP dimension diagrams have been added to this data sheet.

12/10/96

- Pages 17, Transmit Timing Characteristics, TXEN Hold Time (min.) has been changed from 40 to 0.

Mode Port Select Table

This Mode/Port Select Table lists out all the possible pin combinations and describes the corresponding features that are enabled in those combinations.

PORT GROUP	SYMBOL	INPUTS					FEATURES						
		AUI/APT (2)	ADPLX/JAB_DIS (40)	LNK_DIS (28)	SQE_DIS/LPBK/FDPLX (38)	TP/APT (6)	PORT	JABBER	LINK TEST	SQET	AUTO FDX	FDX	LOOPBACK
AUTOPORT To Enable Autoport Pins 2, 6 -- L & Pin 28 -- H Pins 40 & 38 Can Be Varied to Have Features as Desired.	Apt 1	L	H	H	H	L	TP	✓	✓	✓			
							AUI	✓	✓				
	Apt 2	L	H	H	L	L	TP	✓	✓				
							AUI	✓	✓				
	Apt 3	L	L	H	H	L	TP FDX	✓	✓		✓		
							NFDX	✓	✓	✓	✓		
							AUI	✓	✓				
	Apt 4	L	L	H	L	L	TP FDX	✓	✓		✓		
							NFDX	✓	✓		✓		
							AUI	✓	✓				
Auto Port Forced Full Duplex Mode ^[1]	Apt 5	L	H	L	H	L		✓	✓			✓	
	Apt 6	L	L	L	H	L			✓			✓	
TP ONLY TP Only Mode Pin 2 -- L & Pin 6 -- H Pins 40, 28 & 38 Can Be Varied to Have Features as Desired.	TP 1	L	H	H	H	H		✓	✓	✓			
	TP 2	L	H	H	L	H		✓	✓				
	TP 3	L	L	H	H	H	FDX	✓	✓		✓		
							NFDX	✓	✓	✓	✓		
	TP 4	L	L	H	L	H	FDX	✓	✓		✓		
							NFDX	✓	✓		✓		
	TP 5	L	H	L	H	H		✓		✓			
	TP 6	L	H	L	L	H		✓					
	TP 7	L	L	L	H	H				✓			
	TP 8	L	L	L	L	H							
Forced Full Duplex	TP 9	L	H	L	L	L		✓				✓	
	TP 10	L	L	L	L	L						✓	
AUI ONLY AUI Only Mode Pin 2 -- H Pins 40 Can Be Varied. Pin 38 -- H ^[3]	AUI 1	H	H	H	H ^[3]	X		✓					
	AUI 2	H	L	H	H ^[3]	X							
	AUI 3	H	H	L	H ^[3]	X		✓				✓	
	AUI 4	H	L	L	H ^[3]	X						✓	
LOOPBACK Loopback Mode Pin 2 -- H, Pin 38 -- L Pin 40 Can Be Varied.	Intel & SEEQ Mode	LPBK 1	H	H	X	L	X		✓		✓		✓ ^[2]
		LPBK 2	H	L	X	L	X				✓		✓ ^[2]
	AMD & National	LPBK 3	H	H	X	H	X		✓		✓		✓ ^[2]
		LPBK 4	H	L	X	H	X				✓		✓ ^[2]


Notes:

[1]. Note that the link presence is indicated even though the LNK_DIS is Low.

[2]. Internal.




[3]. Values shown for pin (38) are for Intel & SEEQ mode. Reverse the polarity for the AMD & National Mode.

Pin Configuration



Surface Mount Packages

44 Pin Plastic Leaded Chip Carrier Type N




Notes

1. All dimensions are in inches and (millimeters).
2. Dimensions do not include mold flash. Maximum allowable flash is .008 (.20).
3. Formed leads shall be planar with respect to one another within 0.004inches.



44-Pin TQFP



Notes

1. All dimensions are in inches and (millimeters).
2. Dimensions do not include mold flash. Maximum allowable flash is .01 (.254).

