

TOSHIBA

1999-9-17

TOSHIBA Original CMOS 8-bit Microcontroller

TLCS-870/C Series

TMP86C829U/F, TMP86CH29U/F, TMP86CM29U/F, TMP86PM29U/F

Databook

10th Edition

TOSHIBA CORPORATION

CMOS 8-Bit Microcontroller

TMP86C829U/F, TMP86CH29U/F, TMP86CM29U/F


The 86C829/H29/M29 are the high-speed, high-performance and low power consumption 8-bit microcomputer, including large-capacity ROM, RAM, LCD driver, multi-function timer / counter, serial interface (UART/SIO), a 10-bit A/D converter and two clock generators on chip.

Part No.	ROM	RAM	Package	OTP MCU
TMP86C829U/F	8 K × 8-bit	512 × 8 bit	P-LQFP64-1010-0.50	TMP86PM29U/F
TMP86CH29U/F	16 K × 8-bit	1.5 K × 8 bit	P-QFP64-1414-0.80A	
TMP86CM29U/F	32 K × 8-bit			


Features

- ◆ 8-bit single chip microcomputer TLCS-870/C series
- ◆ Instruction execution time: 0.25 μ s (at 16 MHz)
122 μ s (at 32.768 kHz)
- ◆ 132 types & 731 basic instructions
- ◆ 18 interrupt sources (External: 5, Internal: 13)
- ◆ Input / Output ports (39 pins)
- ◆ 18-bit timer counter: 1 ch
 - Timer, Event counter, Pulse width measurement, Frequency measurement modes
- ◆ 8-bit timer counter: 4 ch
 - Timer, Event counter, PWM output, Programmable Divider Output PPG modes
- ◆ Time Base Timer
- ◆ Divider output function
- ◆ Watchdog Timer
 - Interrupt source / reset output (programmable)
- ◆ Serial interface
 - 8-bit UART/SIO: 1ch
- ◆ 10-bit successive approximation type A/D converter
 - Analog input: 8 ch

P-LQFP64-1010-0.50


 TMP86C829U
 TMP86CH29U
 TMP86CM29U

P-QFP64-1414-0.80A



 TMP86C829F
 TMP86CH29F
 TMP86CM29F

980910EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/ Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

- ◆ Four Key On Wake Up pins
- ◆ LCD driver / controller
 - Built-in voltage booster for LCD driver
 - With display memory
 - LCD direct drive capability (Max 32 seg × 4 com)
 - 1/4, 1/3, 1/2 duties or static drive are programmably selectable
- ◆ Dual clock operation
 - Single / Dual-clock mode
- ◆ Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold / High-impedance.
 - SLOW 1, 2 mode: Low power consumption operation using low-frequency clock (32.768 kHz)
 - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
 - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
 - SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
 - SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 1.8 to 5.5 V at 4.2 MHz / 32.768 kHz,
2.7 to 5.5 V at 8 MHz / 32.768 kHz,
4.5 to 5.5 V at 16 MHz / 32.768 kHz

Block Diagram



Pin Function

Pin Name	Input / Output	Function	
P17 (SEG24, \overline{SCK})	I/O (I/O)	8-bit input / output port with latch. When used as input port, an external interrupt input, serial clock input / output, serial data input / output and UART data input / output, the latch must be set to "1". When used as a LCD segment output, the P1LCR must be set to "1".	Serial clock input / output
P16 (SEG25, TxD, SO)	I/O (I/O)		UART data output Serial data output
P15 (SEG26, RxD, SI)	I/O (I/O)		UART data input Serial data input
P14 (SEG27, INT3)	I/O (I/O)		External interrupt 3 input
P13 (SEG28, INT2)	I/O (I/O)		External interrupt 2 input
P12 (SEG29, INT1)	I/O (I/O)		External interrupt 1 input
P11 (SEG30)	I/O (Output)		
P10 (SEG31)	I/O (Output)		
P22 (XTOUT)	I/O (Output)	3-bit input / output port with latch. When used as an input port, the latch must be set to "1".	Resonator connecting pins (32.768 kHz) For inputting external clock, XTIN is used and XOUT is opened.
P21 (XTIN)	I/O (Input)		
P20 (INT5, STOP)	I/O (Input)		External interrupt input 5 or STOP mode release signal input
P33 (PWM6, PD06, PPG6, TC6)	I/O (I/O)	4-bit programmable input / output ports (high current output). Each bit of these ports can be individually configured as an input or an output under software control. When used as a timer / counter input, timer / counter output, a divider output, the latch must be set to "1".	8-bit (16-bit) PWM output, 8 (16) bit programmable divider output, 8 (16) bit PPG output, Timercounter 6 input
P32 (PWM4, PD04, PPG4, TC4)	I/O (I/O)		8-bit PWM output, 8-bit programmable divider output, 16-bit PPG output, Timer counter 4 input
P31 (PWM3, PD03, TC3)	I/O (I/O)		8-bit (16-bit) PWM output, 8 (16) programmable divider output, Timer counter 3 input
P30 (DVO)	I/O (Output)		Divider output
P57 (SEG16) to P50 (SEG23)	I/O (Output)	8-bit input / output port with latch. When used as a LCD segment output, the P5LCR must be set to "1".	LCD segment outputs
P67 (AIN7, STOP5)	I/O (Input)	8-bit programmable input / output ports (tri-state). Each bit of these ports can be individually configured as an input or an output under software control. When used as a key on wake up input, an external interrupt input and timer / counter input, the P6CR must be set to "1".	Key on wake up input 5
P66 (AIN6, STOP4)	I/O (Input)		Key on wake up input 4
P65 (AIN5, STOP3)	I/O (Input)		Key on wake up input 3
P64 (AIN4, STOP2)	I/O (Input)		Key on wake up input 2
P63 (AIN3, INT0)	I/O (Input)		External interrupt input 0
P62 (AIN2, ECNT)	I/O (Input)		
P61 (AIN1, ECIN)	I/O (Input)		Timer / counter 1 input
P60 (AIN0)	I/O (Input)		
P77 (SEG8) to P70 (SEG15)	I/O (Output)	8-bit input / output port with latch. When used as a LCD segment output, the P7LCR must be set to "1".	LCD segment outputs
SEG7 to SEG0	Output	LCD segment outputs	
COM3 to COM0		LCD common outputs	
V3 to V1 C1 to C0	LCD voltage booster pin	LCD voltage booster pin. Capacitors are required between C0 and C1 pin and V1/V2/V3 pin and GND.	
XIN, XOUT	Input Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.	
RESET	I/O	Reset signal input or watchdog timer output / address-trap-reset output	
TEST	Input	Test pin for out-going test. Be fixed to low.	
VDD, VSS	Power Supply	+ 5 V, 0 (GND)	
VAREF		Analog reference voltage inputs (High, Low)	
AVDD		+ 5 V, 0 (GND) A/D circuit power supply	

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The TMP86C829/H29/M29 memory consist of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64 Kbyte address space. Figure 1-1 shows the TMP86C829/H29/M29 memory address map. The general-purpose register banks are not assigned to the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The TMP86C829/H29/M29 has a 8 K×8-bit (address E000H to FFFFH), 86CH29 has a 16 K×8-bit (address C000H to FFFFH), and the 87CM29 has a 32 K×8-bit (address 8000H to FFFFH) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

1.3 Data Memory (RAM)

The TLCS-870/C is available up to 64 Kbytes of data memory area. Data memory consists of internal data memory (internal ROM or RAM). The TMP86C829 has 512 bytes, the 86CH29/M29 have 1.5 Kbytes of internal RAM. The first 192 bytes (0040H to 00FFH) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

1.4 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-2. System Clock Control

1.4.1 Clock Generator

The Clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (f_c) and low-frequency (f_s) clocks can easily be obtained by connecting a resonator between the XIN / XOUT and XTIN / XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN / XTIN pin with XOUT / XTOUT pin not connected.




Figure 1-3. Examples of Resonator Connection

Note: The function to monitor the basic clock directly at external is not provided for hardware, however, with disabling all interrupts and watchdog timers, the oscillation frequency can be adjusted by monitoring the pulse which the fixed frequency is outputted to the port by the program.

The system to require the adjustment of the oscillation frequency should create the program for the adjustment in advance.

1.4.2 Timing Generator

The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (f_c or f_s). The timing generator provides the following functions.

- ① Generation of main system clock (f_m)
- ② Generation of divider output (\overline{DVO}) pulses
- ③ Generation of source clocks for time base timer
- ④ Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters
- ⑥ Generation of warm-up clocks for releasing STOP mode
- ⑦ Generation of base clocks for LCD driver/controller

(1) Configuration of timing generator

The timing generator consists of a 3-stage prescaler, a 21-stage divider, a main system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, DV7CK (bit 4 in TBTCR), that is shown in Figure 1-5. As reset and STOP mode started / canceled, the prescaler and the divider are cleared to "0".




Figure 1-4. Configuration of Timing Generator

TBTCR (0036 _H)	7	6	5	4	3	2	1	0	(initial value: 0**0 0***)
	(DVOEN)	(DVQCK)	DV7CK	(TBTEN)	(TBTCK)				
	DV7CK	Selection of input to the 7th stage of the divider				0: $f_c/2^8$ [Hz] 1: f_s			R/W

Note 1: Do not set "1" on DV7CK while the low-frequency clock is not operated stably.
Note 2: f_c ; High-frequency clock [Hz], f_s ; Low-frequency clock [Hz], *; Don't care

Figure 1-5. Timing Generator Control Register

(2) Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called a "machine cycle". There are a total of 10 different types of instructions for the TLCS-870/C Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 1-6. Machine Cycle

1.4.3 Standby Controller

The standby controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1 and SYSCR2).

Figure 1-11 shows the operating mode transition diagram and Figure 1-12 shows the system control registers.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input / output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is $4/f_c$ [s].

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. The 86C829/H29/M29 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (operate using the high-frequency clock).

IDLE1 mode is started by the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is "0" (interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

③ IDLE0 mode

In this mode, All the circuit, except oscillator and the Timer-Base-Timer, stops operation.

This mode is enabled by setting "1" on bit TGHALT on the system control register 2 (SYSCR2). As IDLE0 mode is enabled, the timing generator halts (the system clock halts) and the CPU and other peripherals are stopped.

As IDLE0 mode is enabled, the count on the Time-Base-Timer is cleared and the Time-Base-Timer restart counting. When the count reaches the rate on TBTCCR, SLEEP0 releasing signal, which restarts the timing generator, is generated and the hardware restores NORMAL1 mode.

(2) Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input / output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is $4/f_c$ [s] in the NORMAL2 and IDLE2 modes, and $4/f_s$ [s] ($122 \mu\text{s}$ at $f_s = 32.768 \text{ kHz}$) in the SLOW and SLEEP modes.

The TLC8-870/C is placed in the signal-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on at the start of a program.

① NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and / or low-frequency clock.

② SLOW2 mode

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. On-chip peripherals are triggered by the low-frequency clock. As the SYSCK on SYSCR2 becomes "0", the hardware changes into NORMAL2 mode. As the XEN on SYSCR2 becomes "0", the hardware changes into SLOW1 mode. Do not clear XTEN to "0" during SLOW2 mode.

③ SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between SLOW1 and SLOW2 modes are performed by XEN bit on the system control register 2 (SYSCR2). In SLOW1 and SLEEP mode, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

④ IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted ; however, on-chip peripherals remain active (operate using the high-frequency clock and / or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

⑤ SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted ; however, on-chip peripherals remain active (operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW mode. In SLOW and SLEEP mode, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

⑥ SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

⑦ SLEEP0 mode

In this mode, All the circuit, except oscillator and the Time-Base-Timer, stops operation.

This mode is enabled by setting "1" on bit TGHALT on the system control register2 (SYSCR2). As SLEEP0 mode is enabled, the timing generator halts (the system clock halts) and the CPU and other peripherals are stopped.

As SLEEP0 mode is enabled, the count on the Time-Base-Timer is cleared and the Time-Base-Timer restart counting. When the count reaches the rate on TBTCCR, SLEEP0 releasing signal, which restarts the timing generator, is generated and the hardware restores SLOW1 mode.

(3) STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin. After the warming-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.




Figure 1-7. Operating Mode Transition Diagram

System Control Register 1

SYSCR1 (00038 _H)		7	6	5	4	3	2	1	0	(Initial value: 0000 00**)																
		STOP	RELM	RETM	OUTEN	WUT																				
STOP		STOP mode start				0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (start STOP mode)						R/W														
RELM		Release method for STOP mode				0: Edge-sensitive release 1: Level-sensitive release																				
RETM		Operating mode after STOP mode				0: Return to NORMAL mode 1: return to SLOW mode																				
OUTEN		Port output during STOP mode				0: High Impedance 1: Output Kept																				
WUT		Warming-up time at releasing STOP mode				<table><tr><td></td><td>Return to NORMAL mode</td><td>Return to SLOW mode</td></tr><tr><td>00</td><td>$3 \times 2^{16}/f_c$</td><td>$3 \times 2^{13}/f_s$</td></tr><tr><td>01</td><td>$2^{16}/f_c$</td><td>$2^{13}/f_s$</td></tr><tr><td>10</td><td>$3 \times 2^{14}/f_c$</td><td>$3 \times 2^6/f_s$</td></tr><tr><td>11</td><td>$2^{14}/f_c$</td><td>$2^6/f_s$</td></tr></table>								Return to NORMAL mode	Return to SLOW mode	00	$3 \times 2^{16}/f_c$	$3 \times 2^{13}/f_s$	01	$2^{16}/f_c$	$2^{13}/f_s$	10	$3 \times 2^{14}/f_c$	$3 \times 2^6/f_s$	11	$2^{14}/f_c$
	Return to NORMAL mode	Return to SLOW mode																								
00	$3 \times 2^{16}/f_c$	$3 \times 2^{13}/f_s$																								
01	$2^{16}/f_c$	$2^{13}/f_s$																								
10	$3 \times 2^{14}/f_c$	$3 \times 2^6/f_s$																								
11	$2^{14}/f_c$	$2^6/f_s$																								

Note 1: Always set RETM to "0" when transiting from NORMAL mode to STOP mode. Always set RETM to "1" when transiting from SLOW mode to STOP mode.

Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL1 regardless of the RETM contents.

Note 3: f_c ; High-frequency clock [Hz]

f_s ; Low-frequency clock [Hz]

*; Don't care

Note 4: Bits 1 and 0 in SYSCR1 are read as undefined data when a read instruction is executed.

Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause interrupt request on account of falling edge.

Note 6: When the Key on wake-up is used, the edge release can not function according to some conditions. It is recommended to set the level release (RELM = "0").

Note 7: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes Hi-Z mode.

System Control Register 2

SYSCR2 (00039 _H)		7	6	5	4	3	2	1	0	(Initial value: 1000 *0**)		
		XEN	XTEN	SYSCK	IDLE	TGHALT						
XEN		High-frequency oscillator control					0: Turn off oscillation 1: Turn on oscillation					R/W
XTEN		Low-frequency oscillator control					0: Turn off oscillation 1: Turn on oscillation					
SYSCK		Main system clock select (write) / main system clock monitor (read)					0: High-frequency clock 1: Low-frequency clock					
IDLE		IDLE mode start					0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE mode)					
TGHALT		TG stops (SI FFP0, IDLE0 mode)					0: TG keeps its operation 1: TG stops (SI FFP0, IDLE0 mode)					

Note 1: XEN and SYSCK are automatically overwritten in accordance with the contents of RETM (bit 5 in SYSCR1) when STOP mode is released. But XTEN is not change.

RETM	operating mode after STOP mode	XEN	SYSCK
0	NORMAL 1/2 mode	1	0
1	SLOW mode	0	1

Note 2: A reset is applied (RESET pin output goes low) if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = 0, or XTEN is cleared to "0" when SYSCK = 1.

Note 3: *; Don't care

Note 4: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.

Figure 1-8. System Control Registers

1.4.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1, the $\overline{\text{STOP}}$ pin input and key wake-up input (STOP2 to STOP5) which is controlled by the STOP mode release control register (STOPCR).

The $\overline{\text{STOP}}$ pin is also used both as a port P20 and an $\overline{\text{INT5}}$ (external interrupt input 5) pin.

STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
- ③ The prescaler and the divider of the timing generator are cleared to "0".
- ④ The program counter holds the address 2 ahead of the instruction (e.g. [SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the RELM (bit 6 in SYSCR1). Do not use any STOPx (x ; 2 to 5) pin input for releasing STOP mode in edge-sensitive mode.

Note: $\overline{\text{STOP}}$ pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOPx (x ; 2 to 5), $\overline{\text{STOP}}$ pin should be fixed to low.

a. Level-sensitive release mode (RELM="1")

In this mode, STOP mode is released by setting the $\overline{\text{STOP}}$ pin high or setting the STOPx (x ; 2 to 5) pin input which is enabled by STOPCR. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up.

When the STOP pin input is high or STOPx (x ; 2 to 5) pin input which is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the $\overline{\text{STOP}}$ pin input is low and STOPx (x ; 2 to 5) pin input which is enabled by STOPCR is high. The following two methods can be used for confirmation.

- ① Testing a port P20.
- ② Using an external interrupt input $\overline{\text{INT5}}$ ($\overline{\text{INT5}}$ is a falling edge-sensitive input).

Example 1: Starting STOP mode from NORMAL mode by testing a port P20.

```
LD  (SYSCR1), 01010000B ; Sets up the level-sensitive release mode
SSTOPH: TEST (P2DR). 0      ; Wait until the  $\overline{\text{STOP}}$  pin input goes low level
      JRS  F, SSTOPH
      SET  (SYSCR1). 7      ; Starts STOP mode
```

Example 2: Starting STOP mode from NORMAL mode with an $\overline{\text{INT5}}$ interrupt.

```
PINT5: TEST (P2DR). 0      ; To reject noise, STOP mode does not start if
      JRS  F, SINT5          port P20 is at high
      LD  (SYSCR1), 01010000B ; Sets up the level-sensitive release mode.
      SET  (SYSCR1). 7      ; Starts STOP mode
SINT5: RETI
```





Figure 1-9. Level-sensitive release Mode

Note 1: Even if the $\overline{\text{STOP}}$ pin input is low or STOPx ($x: 2$ to 5) pin input which is enabled by STOPCR is high after warming up start, the STOP mode is not restarted.

Note 2: In this case of changing to the level-sensitive mode from the edge-sensitive mode, the release mode is not switched until a rising edge of the $\overline{\text{STOP}}$ pin input is detected.

b. Edge-sensitive release mode ($\text{RELM} = "0"$)

In this mode, STOP mode is released by a rising edge of the $\overline{\text{STOP}}$ pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the $\overline{\text{STOP}}$ pin. In the edge-sensitive release mode, STOP mode is started even when the $\overline{\text{STOP}}$ pin input is high level. Do not use any STOPx ($x: 2$ to 5) pin input for releasing STOP mode in edge-sensitive release mode.

Example: Starting STOP mode from NORMAL mode

LD (SYSCR1), 10010000B ; Starts after specified to the edge-sensitive release mode




Figure 1-10. Edge-sensitive release Mode

STOP mode is released by the following sequence.

- ① In the dual-clock mode, when returning to NORMAL2 or SLOW2, both the high-frequency and low-frequency clock oscillators are turned on ; when returning to SLOW1 mode, only the low-frequency clock oscillator is turned on. In the signal-clock mode, only the high-frequency clock oscillator is turned on.
- ② A warm-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Four different warm-up times can be selected with the WUT (bits 2 and 3 in SYSCR1) in accordance with the resonator characteristics.
- ③ When the warm-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction. The start is made after the prescaler and the divider of the timing generator are cleared to "0".

Table 1-1. Warm-up Time Example (at $f_c = 16.0$ MHz, $f_s = 32.768$ kHz)

WUT	Warm-up Time [ms]	
	Return to NORMAL mode	Return to SLOW mode
00	12.288	750
01	4.096	250
10	3.072	5.85
11	1.024	1.95

Note: The warm-up time is obtained by dividing the basic clock by the divider ; therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered an approximate value.

STOP mode can also be released by inputting low level on the $\overline{\text{RESET}}$ pin, which immediately performs the normal reset operation.

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The $\overline{\text{RESET}}$ pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the $\overline{\text{RESET}}$ pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the $\overline{\text{RESET}}$ pin drops below the non-inverting high-level input voltage (hysteresis input).




Figure 1-11. STOP Mode Start /Release (DV1CK = 0)

(2) IDLE mode (IDLE1, IDLE2, SLEEP1, SLEEP2)

IDLE mode is controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address 2 ahead of the instruction which starts IDLE mode.




Figure 1-12. IDLE Mode

Example: Starting IDLE mode.

```
SET (SYSCR2).4 ; IDLE ← 1
```

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, from SLEEP1 to SLOW mode, and from SLEEP2 to SLOW2 mode.

a. Normal release mode (IMF = "0")


IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF). Execution resumes with the instruction following the IDLE mode start instruction. The interrupt latches (IL) of the interrupt source used for releasing must be cleared to "0" by load instructions. However, only TBT interrupt can release IDLE0/SLEEP0 mode.

b. Interrupt release mode (IMF = "1")


IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF). After the interrupt is processed, the execution resumes from the instruction following the instruction which starts IDLE mode. However, only TBT interrupt can release IDLE0/SLEEP0 mode.

IDLE mode can also be released by inputting low level on the **RESET** pin, which immediately performs the reset operation. After reset, the 86C829/H29/M29 is placed in NORMAL 1 mode.


Note: When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



(a) IDLE mode start (Example: starting with the SET instruction located at address a)



① Normal release mode



② Interrupt release mode

(b) IDLE mode release
Figure 1-13. IDLE Mode Start/Release

(3) SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warming-up counter (TC4, 3).

a. Switching from NORMAL2 mode to SLOW1 mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock for SLOW2 mode.

Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

Note: The high-frequency clock oscillation can be continued to return quickly to NORMAL2 mode.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer / counter 4, 3 (TC4, TC3) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Example1: Switching from NORMAL2 mode to SLOW1 mode.

```

SET (SYSCR2). 5      ; SYSCK ← 1
                      ; (switches the main system clock to the low-frequency
                      ; clock for SLOW2)
CLR (SYSCR2). 7      ; XEN ← 0
                      ; (turns off high-frequency oscillation)

```

Example2: Switching to the SLOW1 mode after low-frequency clock has stabilized.

```

LD (TC3CR), 43H      ; Sets mode for TC4, TC3 (16-bit TC, fs for source)
LD (TC4CR), 05H
LDW (TREG3A), 8000H  ; Sets warming-up time
                      ; (depend on oscillator accompanied)
SET (EIRH). 3        ; Enables INTTC4
EI
SET (TC4CR). 3        ; Starts TC4, 3
:
PINTTC1: CLR (TC4CR). 3 ; Stops TC4, 3
          SET (SYSCR2). 5 ; SYSCK ← 1 (Switches the main system clock to the
          ; low-frequency clock)
          CLR (SYSCR2). 7 ; XEN ← 0 (Turns off high-frequency oscillation)
          RETI
:
VINTTC1: DW PINTTC4    ; INTTC4 vector table

```

b. Switching from SLOW1 mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer / counter 4, 3 (TC4, 3), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

Note 1: After SYSCK is cleared to "0", executing the instructions is continued by the low frequency clock for the period synchronized with low-frequency and high-frequency clocks.



Note 2: SLOW mode can also be released by inputting low level on the RESET pin, which immediately performs the reset operation. After reset, the 86C829/H29/M29 are placed in NORMAL1 mode.

Example: Switching from the SLOW1 mode to the NORMAL2 mode

($f_c = 16$ MHz, warm-up time is 4.0 ms).

```

SET  (SYSCR2). 7      ; XEN ← 1 (Starts high-frequency oscillation)
LD   (TC3CR), 63H     ; Sets mode for TC4, TC3 (16-bit TC,  $f_c$  for source)
LD   (TC4CR), 05H
LD   (TREG4A), 0F8H   ; Sets warming-up time
SET  (EIRH). 3        ; Enables INTTC4
EI
SET  (TC4CR). 3       ; Starts TC4, 3
:
PINTTC1: CLR (TC4CR). 3 ; Stops TC4, 3
CLR  (SYSCR2). 5      ; SYSCR ← 0 (Switches the main system clock to the
                        ; high-frequency clock)
RETI
:
VINTTC1: DW  PINTTC4   ; INTTC4 vector table

```





Figure 1-14. Switching between the NORMAL2 and SLOW Modes

1.5 Interrupt Control Circuit

The 86C829/H29/M29 are a total (Reset is excluded) of 15 interrupt sources for 19 interrupt factors; 3 of the sources are multiplexed. Multiple interrupt with priorities is available. 4 of the internal factors are non-maskable interrupts, and the rest of them are maskable interrupts.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

Table 1-2. Interrupt Sources

Interrupt Factors		Enable Condition	Interrupt Latch	Vector Address	Priority
Internal / External	(Reset)	non-maskable	—	FFFE _H	High 1
Internal	INTSWI (Software interrupt)	non-maskable	—	FFFC _H	2
Internal	INTUNDEF (Executed the Undefined Instruction interrupt)	non-maskable	—	FFFC _H	2
Internal	INTATRAP (Address Trap interrupt)	non-maskable	IL ₂	FFFA _H	2
Internal	INTWDT (Watchdog Timer interrupt)	non-maskable	IL ₃	FFF8 _H	2
External	INT0 (External interrupt 0)	IMF = 1, EF ₄ = 1	IL ₄	FFF6 _H	5
External	INT1 (External interrupt 1)	IMF = 1, EF ₅ = 1	IL ₅	FFF4 _H	6
Internal	INTTBT (Time Base Timer interrupt)	IMF = 1, EF ₆ = 1	IL ₆	FFF2 _H	7
External	INT2 (External interrupt2)	IMF = 1, EF ₇ = 1	IL ₇	FFF0 _H	8
Internal	INTTC1 (18 bit TC1 interrupt)	IMF = 1, EF ₈ = 1	IL ₈	FFCE _H	9
Internal	INTRxD (UART received interrupt)	IMF = 1, EF ₉ = 1	IL ₉	FFEC _H	10
Internal	INTSIO (SIO interrupt)				
Internal	INTTxD (UART transmitted interrupt)	IMF = 1, EF ₁₀ = 1	IL ₁₀	FFCA _H	11
Internal	INTTC4 (TC4 interrupt)	IMF = 1, EF ₁₁ = 1	IL ₁₁	FFE8 _H	12
Internal	INTTC6 (TC6 interrupt)	IMF = 1, EF ₁₂ = 1	IL ₁₂	FFE6 _H	13
Internal	INTADC (A/D converter interrupt)	IMF = 1, EF ₁₃ = 1	IL ₁₃	FFE4 _H	14
External	INT3 (External interrupt 3)	IMF = 1, EF ₁₄ = 1	IL ₁₄	FFE2 _H	15
Internal	INTTC3 (TC3 interrupt)				
External	INT5 (External interrupt 5)	IMF = 1, EF ₁₅ = 1	IL ₁₅	FFE0 _H	Low 16
Internal	INTTC5 (TC5 interrupt)				

Note 1: The following interrupt factors share their interrupt source; the factor is selected on the register INTSEL.

- 1) INTRxD and INTSIO share the source whose priority is 10.
- 2) INT3 and INTTC3 share the source whose priority is 15.
- 3) INT5 and INTTC5 share the source whose priority is 16.

Note 2: 2 alternatives are to be chosen in case INTATRAP (address trap interrupt) is executed: interrupt or reset.
(for detail, see 2.4.5 address trap interrupt (INTATRAP))




Figure 1-15. Interrupt Controller Block Diagram

(1) Interrupt Latches (IL₁₅ to IL₂)

An interrupt latch is provided for each interrupt source, except for a software interrupt. When interrupt request is generated, the latch is set to "1", and the CPU is requested to accept the interrupt if its interrupt is enabled. All interrupt latches are initialized to "0" during reset.

The interrupt latches are located on address 003C_H and 003D_H in SFR area. Except for IL₃ and IL₂, each latch can be cleared to "0" individually by instruction (However, the read-modify-write instructions such as bit manipulation or operation instructions cannot be used. Interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.). Thus interrupt request can be canceled /initialized by software.

Interrupt latches are not set to "1" by an instruction. Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Example 1: Clears interrupt latches

```
LDW (ILL), 1110100000111111B ; IL12, IL10 to IL6 ← 0
LD (ILH), 11111000B ; IL10 to IL8 ← 0
```

Example 2: Reads interrupt latches

```
LD WA, (ILL) ; W ← ILH, A ← ILL
```

Example 3: Tests an interrupt latches

```
TEST (ILL), 7 ; if IL7=1 then jump
JR F, SSET
```

(2) Interrupt Enable Register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 003C_H and 003D_H in SFR area, and they can be read and written by an instructions (including read-modify-write instructions such as bit manipulation or operation instructions).

a) Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable-interrupt. While IMF="0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RET/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (address: 003A_H in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0", and maskable interrupts are not accepted until it is set to "1".

b) Individual interrupt enable flags (EF₁₅ to EF₄)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. The individual interrupt enable flags (EF₁₅ to EF₄) are located on EIRL to EIRH (address: 003A_H to 003B_H in SFR), and can be read and written by an instruction. During reset, all the individual interrupt enable flags (EF₁₅ to EF₄) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".

Example 1: Enables interrupts individually and sets IMF

```
DI                      ; IMF ← 0
LDW (EIRL), 1110100010100000B ; EF15 to EF13, EF11, EF7, EF5 ← 1
      :
      :
      :
EI                      ; IMF ← 1
```

Note: IMF is not set.

Example 2: C compiler description example

```
unsigned int __io(3AH) EIRL;      ; /* 3AH shows EIRL address */
__DI();
EIRL = 10100000B;
      :
      :
__EI();
```




Figure 1-16. Interrupt Latch (IL), Interrupt Enable Registers (EIR)

(3) Selecting interrupt factor (INTSEL)

Each interrupt factor, that shares its interrupt source with other factors, enables its interrupt latch (IL) only if it is selected on INTSEL. The interrupt controller does not hold the interrupt request, while the factor generates the interrupt request is not selected on INTSEL. Therefore, set INTSEL appropriately before interrupt factors arises.

Interrupt source selector							
INTSEL (003EH)	7	6	5	4	3	2	1 0
	~	IL9ER	-	-	-	-	IL14ER IL15ER (Initial value: *0** *00)
	IL9ER	alternative of INTRXD or INTSIO				0: INTRXD 1: INTSIO	
	IL14ER	alternative of INT3 or INTTC3				0: INT3 1: INTTC	
	IL15ER	alternative of INT5 or INTTC5				0: INT5 1: INTTC5	
							R/W

Figure 1-17. Interrupt Source Selector

1.5.1 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to "0" by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at 8.0 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 1-18 shows the timing chart of interrupt acceptance processing.

- (1) Interrupt acceptance processing is packaged as follows.
 - a) The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
 - b) The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (pushed) on the stack in sequence of PSW+IMF, PCH,PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
 - c) The interrupt master enable flag (IMF) is cleared to "0" in order to disable the acceptance of any following interrupt.
 - d) The entry address (interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
 - e) The instruction stored at the entry address of the interrupt service program is executed.





Figure 1-18. Timing chart of Interrupt Acceptance/Return Interrupt instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program



A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.


(2) Saving/Restoring general -purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.

a) using PUSH and POP instructions

To save only a specific register, PUSH and POP instructions are available.

Example: save/store register using PUSH and POP instructions



b) using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.

Example: save/store register using data transfer instructions

```

PINTxx: LD  (GSAVA), A      ; Save A register
          (interrupt processing)
          LD  A, (GSAVA)    ; Restore A register
          RETI              ; RETURN
  
```




Figure 1-19. Saving/Restoring general-purpose registers under interrupt processing

(3) Interrupt return

Interrupt return instructions [RETI] / [RETN] perform as follows.

[RETI] / [RETN] Interrupt Return	
①	Program Counter (PC) and program status word (PSW, includes IMF) are restored from the stack.
②	Stack pointer (SP) is incremented by 3.

As for Address Trap interrupt (INTARTAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program. Otherwise returning interrupt causes INTATRAP again. When interrupt acceptance processing has completed, stacked data for PC_L and PC_H are located on address (SP + 1) and (SP + 2) respectively.

Example 1: returning from address trap interrupt (INTATRAP) service program

```
PINTxx: POP    WA          ; Recover SP by 2
        LD     WA, Return Address ;
        PUSH   WA          ; Alter stacked data
        (interrupt processing)
        RETN                ; RETURN
```

Example 2: restarting without returning interrupt

(In this case, PSW (includes IMF) before interrupt acceptance is discarded.)

```
PINTxx: INC     SP          ; Recover SP by 3
        INC     SP          ;
        INC     SP          ;
        (interrupt processing)
        LD     EIRL, data    ; Set IMF to "1" or clear it to "0"
        JP     Restart Address ; Jump into restarting address
```

It is recommended that stack pointer be return to rate before INTATRAP (increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.5.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address error detection

FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address-trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.5.3 Undefined instruction interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

1.5.4 Address trap interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (address trapped area) causes reset-output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

The address trapped area is alternative: SFR and RAM, or SFR only.

Note: The operating mode under address trapped, whether to be reset-output or interrupt processing, is selected on watchdog timer control register (WDTCR).

1.5.5 External Interrupts

The 86C829/H29/M29 have five external interrupt inputs. These inputs are equipped with digital noise reject circuits (pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT3. The $\overline{\text{INT0}}$ / P10 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and $\overline{\text{INT0}}$ / P10 pin function selection are performed by the external interrupt control register (EINTCR).

Table 1-3. External Interrupts

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise reject
INT0	$\overline{\text{INT0}}$	P63	IMF = 1, EF ₄ = 1, INT0EN = 1	falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 6/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3/fs [s] or more are considered to be signals.
INT1	INT1	P12	IMF · EF ₅ = 1	falling edge or rising edge	Pulses of less than 15/fc or 63/fc [s] are eliminated as noise. Pulses of 48/fc or 192/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3/fs [s] or more are considered to be signals.
INT2	INT2	P13/SEG28	IMF · EF ₇ = 1		
INT3	INT3	P14/SEG27	IMF · EF ₁₅ = 1 IL14ER = 0		
INT5	$\overline{\text{INT5}}$	P20/STOP	IMF · EF ₁₅ = 1 IL15ER = 0	falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 6/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3/fs [s] or more are considered to be signals.

Note 1: If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the maximum time from the edge of input signal until the IL is set is as follows:

- ① INT1 pin 49/fc [s] (INT1NC = 1), 193/fc [s] (INT1NC = 0)
- ② INT2, INT3 pin 25/fc [s]

Note 2: Even if the falling edge of $\overline{\text{INT0}}$ pin input is detected at INT0EN = 0, the interrupt latch IL₄ is not set.

Note 3: When data changed and did a change of I/O when used external interrupt ports as a normal ports, interrupt request signal occurs incorrectly. Handling of prohibition of interrupt enable register (EIR) is necessary.

EINTCR (00037 _H)								(Initial value: 00** 000*)							
7	6	5	4	3	2	1	0								
INT1 NC	INT0 EN			INT3 ES	INT2 ES	INT1 ES									
INT1NC		Noise reject time select				0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise								R/W	
INT0EN		P10/ $\overline{\text{INT0}}$ pin configuration				0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise									
INT3 ES INT2 ES INT1 ES		INT3 to INT1 edge select				0: Rising edge 1: Falling edge									

Note: fc ; High-frequency clock [Hz] * ; Don't care

Figure 1-20. External Interrupt Control Register

1.6 Reset Circuit

The 86C829/H29/M29 have four types of reset generation procedures: an external reset input, an address trap reset output, a watchdog timer reset output and a system clock reset output. Table 1-7 shows on-chip hardware initialization by reset action.

The malfunction reset output circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. The **RESET** pin can output level "L" at the maximum $24/f_c[s]$ ($1.5\ \mu s$ at 16.0 MHz) when power is turned on.

Table 1-4. Initializing Internal Status by Reset Action

On-chip hardware	Initial value	On-chip hardware	Initial value
Program counter (PC)	(FFFE _H)	Prescaler and Divider of timing generator	0
Stack pointer (SP)	not initialized		
General-purpose registers (W, A, B, C, D, E, H, L)	not initialized		
Jump status flag (JF)	not initialized	Watchdog timer	Enable
Zero flag (ZF)	not initialized	Output latches of I/O ports	Refer to I/O port circuitry
Carry flag (CF)	not initialized		
Half carry flag (HF)	not initialized		
Sign flag (SF)	not initialized		
Overflow flag (VF)	not initialized		
Interrupt master enable flag (IMF)	0	Control registers	Refer to each of control register
Interrupt individual enable flags (EF)	0		
Interrupt latches (IL)	0		
		RAM	not initialized

1.6.1 External Reset Input

The **RESET** pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor.

When the **RESET** pin is held at "L" level for at least 3 machine cycles ($12/f_{cgck}$ [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the **RESET** pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFE to FFFF_H.




Figure 1-21. Reset Circuit

1.6.2 Address-Trap-Reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM or the SFR area, address-trap-reset will be generated. Then, the $\overline{\text{RESET}}$ pin output will go low. The reset time is about $8/f_c$ to $24/f_c$ [s] (0.5 to 1.5 μs at 16.0 MHz).




Figure 1-22. Address-Trap-Reset

Note: The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alternative.

1.6.3 Watchdog Timer Reset

Refer to Section "2.4 Watchdog Timer".

1.6.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0", clearing XEN to "0" when SYSCK=0, or clearing XTEN to "0" when SYSCK=1 stops system clock, and causes the microcomputer to deadlock. This can be prevented by automatically generating a reset signal whenever $\text{XEN}=\text{XTEN}=0$, $\text{XEN}=\text{SYSCK}=0$, or $\text{XTEN}=0 / \text{SYSCK}=1$ is detected to continue the oscillation. The, the $\overline{\text{RESET}}$ pin output goes low from high-impedance. The reset time is about $8/f_c$ to $24/f_c$ [s] (0.5 to 1.5 μs at 16.0 MHz).

2. On-Chip Peripherals Functions

2.1 Special Function Register (SFR)

The TMP86C829/H29/M29 adopt the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR). The SFR is mapped on address 0000_H to 003F_H, DBR is mapped on address 0F80_H to 0FFF_H.

Figure 2-1 (a) to 2-1 (c) indicate the special function register (SFR) and data buffer register (DBR) for TMP86C829/H29/M29.

Address	Read	Write	Address	Read	Write
0000 _H	reserved		0020 _H	ADCDR1 (A/D converter register 1)	—
01	P1DR (P1 Port output latch)		21	ADCDR2 (A/D converter register 2)	—
02	P2DR (P2 Port output latch)		22	reserved	
03	P3DR (P3 Port output latch)		23	reserved	
04	P3OUTCR (P3 Port output circuits select register)		24	reserved	
05	P5DR (P5 Port output latch)		25	UARTSR (UART Status register)	UARTCR1 (UART control register 1)
06	P6DR (P6 Port output latch)		26	—	UARTCR1 (UART control register 2)
07	P7DR (P7 Port output latch)		27	reserved	
08	P1PRD (P1 Terminal input)	—	28	LCDCR (LCD Control register)	
09	P2PRD (P2 Terminal input)	—	29	P1LCR (P1 Control register)	
0A	P3PRD (P3 Terminal input)	—	2A	P5LCR (P5 Control register)	
0B	P5PRD (P5 Terminal input)	—	2B	P7LCR (P7 Control register)	
0C	P6CR (P6 Port input/output control)	—	2C	PWREG3 (Timer register 3)	
0D	P7PRD (P7 Terminal input)	—	2D	PWREG4 (Timer register 4)	
0E	ADCCR1 (A/D control register A)		2E	PWREG5 (Timer register 5)	
0F	ADCCR2 (A/D control register B)		2F	PWREG6 (Timer register 6)	
10	TREG1A _h		30	reserved	
11	TREG1A _M (Timer register 1 A)		31	reserved	
12	TREG1A _h		32	reserved	
13	TREG1B (Timer register 1B)		33	reserved	
14	TC1CR1 (Timer Counter 1 control)		34	—	WDTCR1 (watch dog timer control)
15	TC1CR2 (Timer Counter 1 control)		35	—	WDTCR2 (watch dog timer control)
16	TC1SR (TC1 Status)		36	TBTCT (TBT/TG/DVO control)	
17	reserved		37	EINTCR (External interrupt control)	
18	TC3CR (Timer Counter 3 control)		38	SYSR1 (System control 1)	
19	TC4CR (Timer Counter 4 control)		39	SYSR2 (System control 2)	
1A	TC5CR (Timer Counter 5 control)		3A	EIR _h (Interrupt enable register)	
1B	TC6CR (Timer Counter 6 control)		3B	EIR _M (Interrupt enable register)	
1C	TTREG3 (Timer register 3)		3C	IL _h (Interrupt latch)	
1D	TTREG4 (Timer register 4)		3D	IL _M (Interrupt latch)	
1E	TTREG5 (Timer register 5)		3E	INTSEL (Interrupt source selector)	
1F	TTREG6 (Timer register 6)		3F	PSW (Program Status word)	

Figure 2-1 (a). The Special Function Register (SFR) for TMP86C829/H29/M29

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Address	Read	Write
0F80 _H	SEG1							SEG0	0090 _H	SIOBR0 (SIO Buffer 0)	
81	SEG3							SEG2	91	SIOBR1 (SIO Buffer 1)	
82	SEG5							SEG4	92	SIOBR2 (SIO Buffer 2)	
83	SEG7							SEG6	93	SIOBR3 (SIO Buffer 3)	
84	SEG9							SEG8	94	SIOBR4 (SIO Buffer 4)	
85	SEG11							SEG10	95	SIOBR5 (SIO Buffer 5)	
86	SEG13							SEG12	96	SIOBR6 (SIO Buffer 6)	
87	SEG15							SEG14	97	SIOBR7 (SIO Buffer 7)	
88	SEG17							SEG16	98	—	SIOCR1 (SIO Control register 1)
89	SEG19							SEG18	99	SIOSR (SIO Status register)	SIOCR2 (SIO Control register 2)
8A	SEG21							SEG20	9A	—	STOPCR (Key On Wake Up Control register)
8B	SEG23							SEG22	9B	RDBUF (uart received data buffer)	TDBUF (uart transmitted data buffer)
8C	SEG25							SEG24	9C	reserved	
8D	SEG27							SEG26	9D	reserved	
8E	SEG29							SEG28	9E	reserved	
8F	SEG31							SEG30	0FFF	reserved	

Figure 2-1 (c). The Data Buffer Register (DBR) for TMP86C829/H29/M29

2.2 I/O Ports

The 86C829/H29/M29 have 5 parallel input/output ports (39 pins) as follows.

	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, serial interface input / output, UART input/output and segment output.
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.
Port P3	4-bit I/O port	Timer / counter input / output and divider output.
Port P5	8-bit I/O port	Segment output.
Port P6	8-bit I/O port	Analog input, external interrupt input, timer / counter input and STOP mode release signal input.
Port P7	8-bit I/O port	Segment output.

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples. External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input / Output Timing (Example)

2.2.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which is also used as an external interrupt input, serial interface input/output, UART input/output and segment output of LCD. When used as a segment pins of LCD, the respective bit of P1LCR should be set to "1".

When used as an input port or a secondary function (except for segment) pins, the respective output latch (P1DR) should be set to "1" and its corresponding P1LCR bit should be set to "0". When used as an output port, the respective P1LCR bit should be set to "0". During reset, the output latch is initialized to "1".

P1 port output latch (P1DR) and P1 port terminal input (P1PRD) are located on their respective address.

When read the output latch data, the P1DR should be read and when read the terminal input data, the P1PRD register should be read.

If the terminal input data which is configured as LCD segment output is read, unstable data is read.




Figure 2-3. Port 1

2.2.3 Port P3 (P33 to P30)

Port P3 is a 4-bit input/output port.

It is also used as a timer/counter input/output, divider output output.

When used as an input port or a secondary function pins, respective output latch (P3DR) should be set to "1".

During reset, the P3DR is initialized to "1". It can be selected whether output circuit of P3 port is Push-pull port or a sink open drain individually, by setting P3OUTCR. When a corresponding bit of P3OUTCR is "0", the output circuit is selected to a sink open drain and when a corresponding bit of P3OUTCR is "1", the output circuit is selected to a push-pull output.

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address.

When read the output latch data, the P3DR should be read and when read the terminal input data, the P3PRD register should be read. If a read instruction is executed for port P3, read data of bits 7 to 4 are unstable.




Figure 2-5. Port 3

2.2.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which is also used as a segment pins of LCD.

When used as input port, the respective output latch (P5DR) should be set to "1".

During reset, the P5DR is initialized to "1".

When used as a segment pins of LCD, the respective bit of P5LCR should be set to "1" and its corresponding LCR bit should be set to "0". When used as an output port, the respective LCR bit should be set to "0".

P5 port output latch (P5DR) and P5 port terminal input (P5PRD) are located on their respective address.

When read the output latch data, the P5DR should be read and when read the terminal input data, the P5PRD register should be read. If the terminal input data which is configured as LCD segment output is read, unstable data is read.




Figure 2-6. Port 5

2.2.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input / output port which can be configured as an input or an output in one-bit unit. Port P6 is also used as an analog input, Key on Wake up input, Timer / counter input and external interrupt input. Input / output mode is specified by the P6 control register (P6CR), the P6 output latch (P6DR), and AINDS (bit 4 in ADCCR1). During reset, P6CR and P6DR are initialized to "0" and AINDS is set to "1". At the same time, pins P67 to P60 are fixed to "0" level. To use port P6 as an input port, set data of P6DR to "1" and P6CR to "0". To use it as an output port, set data of P6CR to "1". To use it as an analog input, set data of P6DR to "0" and P6CR to "0", and start the A/D. It is the penetration electric current measures by the analog voltage.

Pins not used for analog input can be used as I/O ports. During A/D conversion, output instructions should not be executed to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during A/D conversion.

When the A/D converter is in use (P6DR=0), bits mentioned above are read as "0" by executing input instructions.




Figure 2-7. Port 6 and P6CR

Note: When used as Input or Analog input mode (case of these mode are used 1 bit or more), P6DR should not use Read-modify-write instruction. Read-modify-write instruction writes the all data of 8-bit after data is read and modified. Because a bit setting Input mode read data of terminal, the output latch is changed by these instruction. So P6 port can not input data.

2.2.6 Port P7 (P77 to P70)

Port P7 is an 8-bit input / output port which is also used as a segment pins of LCD.

When used as input port, the respective output latch (P7DR) should be set to "1".

During reset, the P7DR is initialized to "1".

When used as a segment pins of LCD, the respective bit of P7LCR should be set to "1" and its corresponding P7LCR bit should be set to "0". When used as an output port, the respective P7LCR bit should be set to "0".

P7 port output latch (P7DR) and P7 port terminal input (P7PRD) are located on their respective address.

When read the output latch data, the P7DR should be read and when read the terminal input data, the P7PRD register should be read. If the terminal input data which is configured as LCD segment output is read, unstable data is read.




Figure 2-8. Port 7

2.3 Time Base timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program ; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 2-9.(b)).

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (the interrupt frequency must not be changed with the disable from the enable state). Both frequency selection and enabling can be performed simultaneously.




Figure 2-9. Time Base Timer

Example: Sets the time base timer frequency to $f_c/2^{16}$ [Hz] and enables an INTTBT interrupt.

```
LD (TBTCCR), 00001010B
SET (EIRL). 6
```

7 6 5 4 3 2 1 0							
TBTCR (00036 _H)		(DVOEN)	(DVQCK)	(DV7CK)	TBTEN	TBTCK	(Initial value: 0**0 0***)
TBTEN	Time base timer enable / disable	0: Disable 1: Enable					R/W
TBTCK	Time base timer interrupt frequency select [Hz]		NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode		
			DV7CK = 0	DV7CK = 1			
		000	$fc/2^{23}$	$fs/2^{15}$	$fs/2^{15}$		
		001	$fc/2^{21}$	$fs/2^{13}$	$fs/2^{13}$		
		010	$fc/2^{16}$	$fs/2^8$	—		
		011	$fc/2^{14}$	$fs/2^6$	—		
		100	$fc/2^{13}$	$fs/2^5$	—		
		101	$fc/2^{12}$	$fs/2^4$	—		
		110	$fc/2^{11}$	$fs/2^3$	—		
		111	$fc/2^9$	$fs/2$	—		

Note: fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz], * ; Don't care

Figure 2-10. Time Base Timer Control Register

Table 2-1. Time Base Timer Interrupt Frequency (Example; $fc = 16.0$ MHz, $fs = 32.768$ kHz)

TBTCK	Time base timer interrupt frequency [Hz]		
	NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode
	DV7CK = 0	DV7CK = 1	
000	2.38	1	1
001	9.54	4	4
010	305.18	128	—
011	1220.70	512	—
100	2441.41	1024	—
101	4882.81	2048	—
110	9765.63	4096	—
111	39062.50	16384	—

2.4 Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to rapidly detect the CPU malfunctions such as endless looping caused by noise or the like, or deadlock and resume the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a non-maskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

2.4.1 Watchdog Timer Configuration




Figure 2-11. Watchdog Timer Configuration

2.4.2 Watchdog Timer Control

Figure 2-12 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows.

- ① Setting the detection time, selecting output, and clearing the binary counter.
- ② Repeatedly clearing the binary counter within the setting detection time

*Note: Clears the binary counter does not clear the source clock.
It is recommended that the time to clear is set to 3/4 of the detecting time*

If the CPU malfunctions such as endless looping or deadlock occur for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT=1 a reset is generated, which drives the **RESET** pin low to reset the internal hardware and the external circuit. When WDTOUT=0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP / IDLE mode is released.

Example: Sets the watchdog timer detection time to $2^{21}/f_c$ [s] and resets the CPU malfunction.

	LD(WDTCR2), 4EH	; Clears the binary counters
	LD(WDTCR1), 00001101B	; WDTT ← 10, WDTOUT ← 1
Within 3/4 of WDT detection time	LD(WDTCR2), 4EH	; Clears the binary counters (always clear immediately before and after changing WDTT)
Within 3/4 of WDT detection time	LD(WDTCR2), 4EH	; Clears the binary counters
	LD(WDTCR2), 4EH	; Clears the binary counters

Watchdog Timer Register 1

7	6	5	4	3	2	1	0	
WDTCR1 (0034 _H)		ATAS	ATOUT	WDT EN	WDTT	WDT OUT		(Initial value: **11 1001)
WDTEN	Watchdog timer enable / disable			0: Disable (It is necessary to write the disable code to WDTCR2) 1: Enable				Write-only
WDTT	Watchdog timer detection time [s]		00 01 10 11	NORMAL 1/2 mode		SLOW mode		
				DV7CK = 0		DV7CK = 1		
				2 ²⁵ /fc		2 ¹⁷ /fs		
				2 ²³ /fc		2 ¹⁵ /fs		
				2 ²¹ /fc		2 ¹³ /fs		
WDTOUT	Watchdog timer output select			0: Interrupt request 1: Reset output				

Note 1: WDTOUT cannot be set to "1" by program after clearing WDTOUT to "0".

Note 2: fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz], *; Don't care

Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions.

Note 4: The watchdog timer must be disabled or the counter must be cleared immediately before entering to the STOP mode. When the counter is cleared, the counter must be cleared again immediately after releasing the STOP mode.

Watchdog Timer Register 2

7	6	5	4	3	2	1	0	
WDTCR2 (0035 _H)								(Initial value: **** *)
WDTCR2	Watchdog timer control code write register			4E _H : Watchdog timer binary counter clear (clear code) B1 _H : Watchdog timer disable (disable code) D2: Enable assigning address trap area Others: Invalid				Write-only

Note 1: The disable code is invalid unless written when WDTEN = 0.

Note 2: * ; Don't care

Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.

Note 4: Clears the binary counter does not clear the source clock.

It is recommended that the time to clear is set to 3/4 of the detecting time

Figure 2-12. Watchdog Timer Control Registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

(3) Watchdog timer disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". During disabling the watchdog timer, the binary counters are cleared to "0".

Example: Disables watchdog timer

LDW (WDTCR1), 0B101H ; WDTEN ← 0, WDTCR2 ← Disable code

Table 2-2. Watchdog Timer Detection Time (Example: fc = 16.0 MHz, fs = 32.768 kHz)

WDTT	Watchdog timer detection time [s]		
	NORMAL 1/2 mode		SLOW mode
	DV7CK = 0	DV7CK = 1	
00	2.097	4	4
01	254.288 m	1	1
10	131.072 m	250 m	250 m
11	32.768 m	62.5 m	62.5 m

2.4.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up

```
LD SP, 0023FH      ; Sets the stack pointer
LD (WDTCR1), 00001000B ; WDTOUT ← 0
```

2.4.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the **RESET** pin (sink open drain input / output with pull-up) low to reset the internal hardware. The reset output time is about $8/f_c$ to $24/f_c$ [s] (0.5 to $1.5 \mu\text{s}$ at $f_c = 16.0 \text{ MHz}$).

Note: The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode. The reset output time is $8/f_c$ to $24/f_c$ [s]. Therefore, the reset time may include a certain amount of error if there is any fluctuation of the oscillation frequency at starting the high-frequency clock oscillation. Thus, the reset time must be considered an approximated value.




Figure 2-13. Watchdog Timer Interrupt / Reset

2.4.5 Address trap

The Watchdog Timer Control Register 1, 2 shares its addresses with the control registers in case of address trap. These control registers for address trap are shown on figure 1-16. Whether internal RAM area should be trapped or not is selected on bit ATAS on WDTCR1. The written data becomes valid after the control code D2H is written on WDTCR2. If the instructions are to be placed on internal RAM area, internal RAM area should be excepted from the area to be trapped before such instructions are executed.

The operating mode under address trapped, whether to be reset-output or interrupt processing, is selected on bit ATOUT on WDTCR1.

Example: Setting in order that the CPU normally executes instruction in internal RAM area and the address trap causes interrupt

```
LD (WDTCR1), 0D200H
```




Figure 2-14. Watchdog Timer Control Registers

2.5 Divider Output (DVO)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from pin P30 (DVO). The P30 output latch should be set to "1".

7		6		5		4		3		2		1		0	
DVOEN		DVQCK		(DV7CK)		(TBTEN)						(TBTCK)			
(Initial value: 0000 0000)															
DVOEN	Divider output enable / disable			0: Disable (It is necessary to write the disable code to WDTCR2) 1: Enable										R/W	
DVQCK	Divider output (DVQ) frequency selection [Hz]				NORMAL 1/2 mode						SLOW, SLEEP mode				
					DV7CK = 0										
				DV7CK = 1											
				00						$fc/2^{13}$	$fs/2^5$	$fs/2^5$			
				01						$fc/2^{12}$	$fs/2^4$	$fs/2^4$			
				10						$fc/2^{11}$	$fs/2^3$	$fs/2^3$			
				11						$fc/2^{10}$	$fs/2^2$	$fs/2^2$			

Note: fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz], *; Don't care

Figure 2-15. Divider Output Control Register

Example: 1.95 kHz pulse output (at $f_c = 16$ MHz)

SET (P3DR).0 ; P30 output latch ← 1
LD (TBTCR), 10000000B ; DVOEN ← 1, DVQCK ← 00

Table 2-3. Divider Output Frequency (Example: at $f_c = 16.0$ MHz, $f_s = 32.768$ kHz)

DVQCK	Divider output frequency [Hz]		
	NORMAL 1/2, IDLE 1/2 mode		SLOW, SLEEP mode
	DV7CK = 0	DV7CK = 1	
00	1.953 k	1.024 k	1.024 k
01	3.906 k	2.048 k	2.048 k
10	7.813 k	4.096 k	4.096 k
11	15.625 k	8.192 k	8.192 k




Figure 2-16. Divider Output

2.6 18-bit Timer / Counter (TC1)

2.6.1 Configuration




Figure 2-17. Timer/Counter 1

2.6.2 Control

The Timer/counter 1 is controlled by a timer / counter 1 control registers (TC1CR1 / TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).




Figure 2-18. Timer Register / Window Gate Pulse Setting Register / Control Register of the TC1

Timer/counter 1 control register 2

	7	6	5	4	3	2	1	0	
TC1CR2 (0015 _H)	SEG	SGP	SGEDG	WGPSCK	TC6OUT	(Initial value: 0000 000*)			

SEG	External input clock (ECIN) edge select	0: Counts at the falling edge 1: Counts at the falling / rising edges	R/W
SGP	Window gate pulse select	00: ECNT input 01: Internal window gate pulse (TREG1B) 10: PWM6 / PDO6 (TC6) output 11: reserved	
SGEDG	Window gate pulse interrupt edge select	0: Interrupts at the falling edge 1: Interrupts at the falling / rising edges	
WGPSCK	Window gate pulse source clock select	00: Select 2 ¹² /fc or 2 ⁴ /fs 01: Select 2 ¹³ /fc or 2 ⁵ /fs 10: Select 2 ¹⁴ /fc or 2 ⁶ /fs 11: reserved	
TC6OUT	TC6 output (PWM6 / PDO6) external output select	0: Output to P33 1: No output to P33	

TC1 Status register

	7	6	5	4	3	2	1	0	
TC1SR (0016 _H)	HECF	HEOVF	"1"	"1"	"1"	"1"	"1"	"1"	(Initial value: 0011 1111)

HECF	Operating Status monitor	0: Stop (during Tb) or disable 1: Under counting (during Ta)	R/W
HEOVF	Counter overflow monitor	0: No overflow 1: Overflow status	

Note 1: fc ; High-frequency clock [Hz] fs ; Low-frequency clock [Hz] * ; Don't care

Note 2: Set the mode, source clock, and edge (selection) when the TC1 stops (TC1S = 00).

Note 3: If there is no need to use PWM6 / PDO6 as window gate pulse of TC1, always write "0" to TC6OUT.

Figure 2-19. Control Register of the TC1 / Status Register

2.6.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

Table 2-4. Source Clock (internal clock) of Timer / Counter 1

Source clock				Resolution		Maximum time setting	
NORMAL1/2, IDLE1/2 mode		SLOW mode	SLEEP mode				
DV7CK = 0	DV7CK = 1			$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
$f_c/2^{23} [\text{Hz}]$	$f_s/2^{15} [\text{Hz}]$	$f_s/2^{15} [\text{Hz}]$	$f_s/2^{15} [\text{Hz}]$	0.52 s	1 s	38.2 h	72.8 h
$f_c/2^{13}$	$f_s/2^5$	$f_s/2^5$	$f_s/2^5$	512 μs	0.98 ms	2.2 min	4.3 min
$f_c/2^{11}$	$f_s/2^3$	$f_s/2^3$	$f_s/2^3$	128 μs	244 μs	0.5 min	1.07 min
$f_c/2^7$	$f_c/2^7$	—	—	8 μs	—	2.1 s	—
$f_c/2^3$	$f_c/2^3$	—	—	0.5 μs	—	131 ms	—
f_c	f_c	f_c (Note)	—	62.5 ns	—	16.4 ms	—
f_s	f_s	—	—	—	30.5 μs	—	8 s

Note: f_c can be used only in the timer mode (SLOW mode) and the pulse width measurement mode (NORMAL 1/2, IDLE 1/2 modes). When f_c is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts.




Figure 2-20. Timing Chart for Timer Mode

(2) Event Counter mode

It is a mode to count up at the falling edge of the ECIN pin input. Both edges can not be used. The countents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes for ECIN pin input edge each after the counter is cleared. The maximum applied frequency is $f_c/2^4$ [Hz] in NORMAL 1/2 or IDLE 1/2 mode and $f_s/2^4$ [Hz] in SLOW or SLEEP mode.




Figure 2-21. Event Counter Mode Timing Chart

(3) Pulse Width Measurement mode

In this mode, pulse widths are counted on the rising edge of logical AND-ed product between ECIN pin input (window pulse) and the internal clock. The internal clock is selected by TC1CK (bit 2, 3 and 4 in TC1CR1). An INTTC1 interrupt is generated at the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by SGEDG (bit 4 in TC1CR2). After reading out the contents of TREG1A by an interrupt service program, the counter is required to be cleared by TC1C (bit 7 in TC1CR1). When the counter is not cleared, counting up resumes by starting count-up. The window pulse status can be monitored by HECF (bit 7 in TC1SR) of the status register. HEOVF (bit 6 in TC1SR) of the status register can monitor whether the binary counter overflows or not. HEOVF remains the old data until the counter is required to be cleared by TC1C.




Figure 2-22. Pulse Width Measurement Mode Timing Chart

Note: INTTC1 interrupt occurs when ECIN input is "1" and TC1S of TC1CR1 is written to "00". According to the following step, when timer counter is stopped, INTTC1 interrupt latch should be cleared to "0".

```

TC1STOP:  ;
           DI                               ; Clear IMF
           CLR (EIRH). EF8                  ; Clear EF8
           LD (TC1CR1), 0y00011110         ; Stop timer counter 1
           LD (ILH), 0y11111110            ; Clear IL8
           SET (EIRH). EF8                  ; SET EF8
           EI                               ; SET IMF

```

(4) Frequency Measurement mode

In This mode, the frequency of ECIN pin input pulse is measured. TC1CK is required to be set to the external clock. The edge of the input pulse is counted during "H" level of the window gate pulse selected by SGP (bit 5 and 6 in TC1CR2). Whether the input pulse is counted on the falling edge or the both edges can be selected by SEG (bit 7 in TC1CR2). An INTTC1 interrupt is generated on the falling edge or both the rising / falling edges of the window gate pulse, that can be selected by SGEDG (bit 4 in TC1CR2). After reading out the contents of TREG1A by the interrupt service program, the counter is required be cleared by TC1C. When the counter is not cleared, counting up resumes by stating count-up. The window pulse status can be monitored by HECF of the status register. HEOVF of the status register can monitor whether the binary counter overflows or not. In the overflow flag status, a new data is not input until the counter clear requests.

- Using TC6 output ($\overline{\text{PWM6}} / \overline{\text{PDO6}}$) for the window gate pulse can select whether $\overline{\text{PWM6}} / \overline{\text{PDO6}}$ is output to the external port (P33) (initial output) in TC6OUT (bit 1 in TC1CR2).
- When the internal window gate pulse is selected, the window gate pulse is set as follows. The internal window gate pulse consists of "H" level period (T_a) that is counting time and "L" level period (T_b) that is counting stop time. T_a or T_b can be individually set by TREG1B. One cycle contains $T_a + T_b$.

Tabale 2-5. Setting T_a and T_b

Setting value	Setting time	Setting value	Setting time
0	31.25 ms	8	15.63 ms
1	29.30 ms	9	13.67 ms
2	27.34 ms	A	11.72 ms
3	25.39 ms	B	9.77 ms
4	23.44 ms	C	7.81 ms
5	21.48 ms	D	5.86 ms
6	19.53 ms	E	3.91 ms
7	17.58 ms	F	1.95 ms





Figure 2-23. Window Gate Pulse Format

Figure 2-24. Timing Chart for the Frequency Measurement Mode
(ECIN falling edge count, window gate pulse falling interrupt)




Figure 2-26. 8 bit Timer 5, 6

2.7.2 Control

The timer / counter 3 is controlled by a timer / counter 3 control register (TC3CR) and two 8-bit timer registers (TTREG3 and PWREG3).




Figure 2-27. Timer 3 Register and Timer / Counter 3 Control Register

The timer / counter 4 is controlled by a timer / counter 4 control register (TC4CR) and two 8-bit timer registers (TTREG4 and PWREG4).




Figure 2-28. Timer 4 Register and Timer / Counter 4 Control Register

The timer / counter 5 is controlled by a timer / counter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5 and PWREG5).




Figure 2-29. Timer 5 Register and Timer / Counter 5 Control Register

The timer / counter 6 is controlled by a timer / counter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).




Figure 2-30. Timer 6 Register and Timer / Counter 6 Control Register

Table 2-6. Operating mode and available source clock (NORMAL1/2, IDLE1/2 mode)

Operating Mode	$fc/2^{11}$ or $fs/2^3$	$fc/2^7$	$fc/2^5$	$fc/2^3$	fs	$fc/2$	fc	TCi pin input
8-bit Timer	○	○	○	○	—	—	—	—
8-bit Event Counter	—	—	—	—	—	—	—	○
8-bit PDO	○	○	○	○	—	—	—	—
8-bit PWM	○	○	○	○	○	○	○	—
16-bit Timer	○	○	○	○	—	—	—	—
16-bit Event Counter	—	—	—	—	—	—	—	○
fs Warming-up Counter	—	—	—	—	○	—	—	—
16-bit PWM	○	○	○	○	○	○	○	○
16-bit PPG	○	○	○	○	—	—	—	○

Note 1: For 16-bit operation (16-bit Timer/Event Counter, fc Warming-up Counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bits (TC3CK, TC5CK).

Note 2: $i = 3, 4, 6$, (8-bit mode)

$i = 3$ (16-bit mode)

Note 3: When used as the NORMAL1 and IDLE1 modes, the source clock can not use the " fs ".

Table 2-7. Operating mode and available source clock (Under SLOW1/2 mode, SLEEP1/2 mode)

Operating Mode	$fc/2^{11}$ or $fs/2^3$	$fc/2^7$	$fc/2^5$	$fc/2^3$	fs	$fc/2$	fc	TCi pin input
8-bit Timer	○	—	—	—	—	—	—	—
8-bit Event Counter	—	—	—	—	—	—	—	○
8-bit PDO	○	—	—	—	—	—	—	—
8-bit PWM	○	—	—	—	○	—	—	—
16-bit Timer	○	—	—	—	—	—	—	—
16-bit Event Counter	—	—	—	—	—	—	—	○
fc Warming-up Counter	—	—	—	—	—	—	○	—
16-bit PWM	○	—	—	—	○	—	—	○
16-bit PPG	○	—	—	—	—	—	—	○

Note 1: For 16-bit operation (16-bit Timer/Event Counter, fc Warming-up Counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bits (TC3CK, TC5CK).

Note 2: $i = 3, 4, 6$, (8-bit mode)

$i = 3$ (16-bit mode)

Table 2-8. Restriction against the Rate for Comparing Registers

Operating Mode	Authorized Rate for Register
8-bit Timer/Event Counter	$1 \leq (TTREGn) \leq 255$
8-bit PDO	$1 \leq (TTREGn) \leq 255$
8-bit PWM	$2 \leq (PWREGn) \leq 254$
16-bit Timer/Event Counter	$1 \leq (TTREG4, 3) \leq 65535, 1 \leq (TTREG6, 5) \leq 65535$
fc Warming-up Counter	$256 \leq (TTREG4, 3) \leq 65535, 256 \leq (TTREG6, 5) \leq 65535$
16-bit PWM	$2 \leq (PWREG4, 3) \leq 65534, 2 \leq (PWREG6, 5) \leq 65534$
16-bit PPG	$1 \leq (PWREG4, 3) < (TTREG4, 3) \leq 65535, 1 \leq (PWREG6, 5) < (TTREG6, 5) \leq 65535$

Note 1: $n = 3$ to 6

Note 2: When used as the " fc Warming-up counter" mod, the timer operating mode must use the 16-bit timer mode. That time, the timer register uses higher 8-bits and the lower 8-bits are ignored. But the timer register must be set both of high and low bits.

2.7.3 Function

Timer/Counter 3, 4, 5 and 6 have eight operating modes: 8-bit timer, 8-bit external trigger timer, 8-bit programmable divider output mode, 8-bit pulse width modulation output mode, 16-bit timer, 16-bit external trigger timer, 16-bit pulse width modulation output mode, 16-bit programmable pulse generator output mode.

16-bit timer mode can use Timer counter 3 and 4 (5 and 6) by cascade connection.

(1) 8-bit Timer Mode (Timer/Counter 3, 4, 5 and 6)

In this mode, counting up is performed using the internal clock. The contents of TTREGi are compared with the contents of up-counter. If a match is found, an INTTCi interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared.

Note: $i = 3$ to 6

Table 2-9. Timer/Counter 1 Source Clock (Internal Clock)

Source clock		SLOW1/2, SLEEP1/2 modes	Resolution		Maximum time setting	
NORMAL1/2, IDLE1/2 modes	DV7CK = 1		At $f_c = 8$ MHz	At $f_s = 32.768$ kHz	At $f_c = 8$ MHz	At $f_s = 32.768$ kHz
$f_c / 2^{11}$ [Hz]	$f_s / 2^3$ [Hz]	$f_s / 2^3$ [Hz]	128 μs	244.14 μs	32.8 ms	62.5 ms
$f_c / 2^7$	$f_c / 2^7$	—	8 μs	—	2.0 ms	—
$f_c / 2^5$	$f_c / 2^5$	—	2 μs	—	510 μs	—
$f_c / 2^3$	$f_c / 2^3$	—	500 ns	—	127.5 μs	—

Example: Sets the timer mode with source clock $f_c / 2^7$ [Hz] and generates an interrupt 80 μs later (at $f_c = 16$ MHz).

```
LDW (TTREG4), 0AH      ; Sets the timer register (80  $\mu s \div 2^7 / f_c = 0AH$ )
SET (EIRH), EF11       ; Enables INTTC4 interrupt
EI
LD (TC4CR), 00011000B  ; Starts TC4
```




Figure 2-31. 8-bit Timer Mode Timing Chart (In Case of Timer/Counter 4)

(2) 8-bit Event Counter Mode (Timer/Counter 3, 4 and 6)

In this mode, events are counted on the falling edge of TCi pin input. The contents of TTREGi are compared with the contents of up-counter. If a match is found, an INTTCi interrupt is generated, and the counter is cleared. The maximum applied frequency is $f_c/2^3$ [Hz] in NORMAL1/2 or IDLE1/2 mode and $f_s/2^3$ [Hz] in SLOW or SLEEP mode.

Note: $i = 3, 4, 6$




Figure 2-32. Event Counter Mode Timing Chart (In Case of Timer/Counter 4)

(3) Programmable Divider Output (PDO) Mode (Timer/Counter 3, 4 and 6)

The internal clock is used for counting up. The contents of TTREGi are compared with the contents of the up-counter. Timer F/F i output is toggled and the counter is cleared each time a match is found. Timer F/F i output is inverted and output to the \overline{PDOi} pin. When used as a this mode, respective output latch should be set to "1". This mode can be used for 50 % duty pulse output. Timer F/F i can be initialized by program, and it is initialized to "0" during reset. An INTTCi interrupt is generated each time the \overline{PDOi} output is toggled.

Note: $i = 3, 4, 6$

Example: Output a 1024 Hz pulse (at $f_c = 16$ MHz, in case of TC4)

```
SET (P3DR). 2           ; P32 output latch ← 1
LD (TTREG4), 7AH        ; (1/1024 ÷ 27/fc) ÷ 2 = 7AH
LD (TC4CR), 00011001B   ; Starts TC4
```




Figure 2-33. 8-bit Timing Chart for PDO Mode (In Case of Timer/Counter 4)

(4) 8-bit Pulse Width Modulation (PWM) Output Mode (Timer/Counter 3, 4 and 6)

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of PWREG_i are compared with the contents of up-counter. If a match is found, the timer F/F_i output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F_i output is again toggled and the counter is cleared. Timer F/F_i output is inverted and output to the PWM_i pin. An INTTC_i interrupt is generated when an overflow occurs.

PWREG_i is configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if PWREG_i is overwritten; therefore, output can be altered continuously. Also, the first time, PWREG_i is shifted by setting TCiS (bit 4 in TCiCR) to "1" after data are loaded to PWREG_i.

Note 1: Do not overwrite PWREG_i only when an INTTC_i interrupt is generated. Usually, PWREG_i is overwritten in the routine of INTTC_i interrupt service.

Note 2: $i = 3, 4, 6$




Figure 2-34. Timing Chart for PWM Mode (In Case of TC4)

Table 2-10. PWM Output Mode

Source clock			Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode	SLOW1/2, SLEEP1/2 mode		$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
DV7CK = 0	DV7CK = 1					
$f_c/2^{11} \text{ [Hz]}$	$f_s/2^3 \text{ [Hz]}$	$f_s/2^3 \text{ [Hz]}$	128 μs	244.14 μs	32.8 ms	62.5 ms
$f_c/2^7$	$f_c/2^7$	—	8 μs	—	2.05 ms	—
$f_c/2^5$	$f_c/2^5$	—	2 μs	—	512 μs	—
$f_c/2^3$	$f_c/2^3$	—	500 ns	—	128 μs	—
f_s	f_c	f_s	30.5 μs	30.5 μs	7.81 ms	7.81 ms
$f_c/2$	$f_c/2$	—	125 ns	—	32 μs	—
f_c	f_c	—	62.5 ns	—	16 μs	—

(5) 16-bit Timer Mode (Timer/counter 3 and 4, Timer/counter 5 and 6)

In this mode, counting up is performed using the internal clock.

Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit timer mode by cascade connection.

a. 16 bit timer mode of Timer/counter 3 and 4

If a match is found, the INTTC4 interrupt is generated and the counter is cleared to "0". Counting up resumes after the counter is cleared. The timer register should write to the TTREG3 more first than TTREG4. The timer register must not write only either TTREG3 or TTREG4. When the TTREG4 is written during counter continuation, the timer register is changed by next falling edge of source clock at TTREG3 and TTREG4 same time. The timer/counter is counting by value of last timer register until the TTREG4 is written. Also, the first time, the timer register is changed by the TC4S (bit 3 in TC4CR) set to "1" after data are loaded to PWREG3/4.

b. 16 bit timer mode of Timer/counter 5 and 6

If a match is found, the INTTC6 interrupt is generated and the counter is cleared to "0". Counting up resumes after the counter is cleared. The timer register should write to the TTREG5 more first than TTREG6. The timer register must not write only either TTREG5 or TTREG6. When the TTREG6 is written during counter continuation, the timer register is changed by next falling edge of source clock at TTREG5 and TTREG6 same time. The timer/counter is counting by value of last timer register until the TTREG6 is written. Also, the first time, the timer register is changed by the TC6S (bit 3 in TC6CR) set to "1" after data are loaded to PWREG5/6.

Table 2-11. Source Clock of 16-bit Timer Mode

Source clock		SLOW1/2, SLEEP1/2 mode	Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode			At $f_c = 16$ MHz	At $f_s = 32.768$ kHz	At $f_c = 16$ MHz	At $f_s = 32.768$ kHz
DV7CK = 0	DV7CK = 1					
$f_c/2^{11}$	$f_s/2^3$ [Hz]	$f_s/2^3$	128 μs	244.1 μs	8.38 s	16 s
$f_c/2^7$	$f_c/2^7$	—	8 μs	—	524.3 ms	—
$f_c/2^5$	$f_c/2^5$	—	2 μs	—	131.1 ms	—
$f_c/2^3$	$f_c/2^3$	—	500 ns	—	32.8 ms	—
—	—	—	—	—	—	—
$f_c/2$	$f_c/2$	—	125 ns	—	8.2 ms	—
f_c	f_c	—	62.5 ns	—	4.1 ms	—

Example: Set the 16-bit timer mode with source clock $f_c/27$ [Hz] and generates an interrupt 300 [ms] later (at $f_c = 16$ [MHz])

```
LDW (TTREG3), 927CH ; Sets the timer register ( $300ms \div 27/f_c = 927C_H$ )
SET (EIRH). EF11 ; Enable INTTC4 interrupt
EI
LD (TC3CR), 13H ; Sets the TC3 mode and source clock
LD (TC4CR), 0CH ; Starts timer/counter
```




Figure 2-35. Timing Chart for 16-bit Timer Mode (Timer/Counter 3 and 4)

(6) 16-bit Event Counter Mode (Timer/counter 3 and 4)

In this mode, events are counted on the falling edge of the TC3 pin input. Timer/counter 5 and 6 are cannot use a 16-bit Event Counter Mode. Timer/counter 3 and 4 are also available as a 16-bit Event counter mode by cascade connection.

a. 16 bit event counter mode of Timer/counter 3 and 4

If a match is found, the INTTC4 interrupt is generated and the counter is cleared to "0". After the counter is cleared, counting up resumes every falling edge of TC3 input. The timer register should write to the TTREG3 more first than TTREG4. The timer register must not write only either TTREG3 or TTREG4. When the TTREG4 is written during counter continuation, the timer register is changed by next falling edge of TC3 input at TTREG3 and TTREG4 same time. The timer/counter is counting by value of last timer register until the TTREG4 is written. Also, the first time, the timer register is changed by the TC4S (bit 3 in TC4CR) set to "1" after data are loaded to TTREG3/4.

(7) 16-bit Pulse Width Modulation (PWM) Output Mode (Timer/counter 3 and 4, Timer/counter 5 and 6)

PWM output with a resolution of 16 bits is possible. Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit PWM output mode by cascade connection

a. 16 bit PWM output mode of Timer/counter 3 and 4

The contents of PWREG3/4 are compared with the contents of up-counter. If a match is found, the timer F/F 4 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F 4 output is again toggled and the counter is cleared. Timer F/F 4 output is inverted and output to the $\overline{\text{PWM4}}$ pin. An INTTC4 interrupt is generated when an overflow occurs. When used as $\overline{\text{PWM4}}$ pin, respective output latch should be set to "1". PWREG3/4 are configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if PWREG3/4 are overwritten. Therefore, output can be altered continuously. Also, the first time, the timer register is changed by the TC4S (bit 3 in TC4CR) set to "1" after data are loaded to PWREG3/4.

The timer register should write to the PWREG3 more first than PWREG4. The timer register must not write only either PWREG3 or PWREG4.

b. 16 bit PWM output mode of Timer/counter 5 and 6

The contents of PWREG5/6 are compared with the contents of up-counter. If a match is found, the timer F/F 6 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F 6 output is again toggled and the counter is cleared. Timer F/F 6 output is inverted and output to the $\overline{\text{PWM6}}$ pin. An INTTC6 interrupt is generated when an overflow occurs. When used as $\overline{\text{PWM6}}$ pin, respective output latch should be set to "1". PWREG5/6 are configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if PWREG5/6 are overwritten. Therefore, output can be altered continuously. Also, the first time, the timer register is changed by the TC6S (bit 3 in TC6CR) set to "1" after data are loaded to PWREG5/6.

The timer register should write to the PWREG5 more first than PWREG6. The timer register must not write only either PWREG5 or PWREG6.

Table 2-12. 16-bit PWM Output Mode

Source clock			Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode	At $f_c = 16 \text{ MHz}$	At $f_s = 32.768 \text{ kHz}$	At $f_c = 16 \text{ MHz}$	At $f_s = 32.768 \text{ kHz}$
DV7CK = 0	DV7CK = 1					
$f_c/2^{11}$	$f_s/2^3 \text{ [Hz]}$	$f_s/2^3$	128 μs	244.1 μs	8.38 s	16 s
$f_c/2^7$	$f_c/2^7$	—	8 μs	—	524.3 ms	—
$f_c/2^5$	$f_c/2^5$	—	2 μs	—	131.1 ms	—
$f_c/2^4$	$f_c/2^3$	—	500 ns	—	32.8 ms	—
f_s	f_s	f_s	30.5 μs	30.5 μs	2 s	2 s
$f_c/2$	$f_c/2$	—	125 ns	—	8.2 ms	—
f_c	f_c	—	62.5 ns	—	4.1 ms	—

Example: Extract the pulse, whose term and "high" width is 32.768 ms and 1ms respectively, from P32 width 16-bit PWM mode (at $f_c = 16 \text{ MHz}$, DV7CK = 0)

```
SET (P3DR). 2           ; Sets P32 output data latch to "1"
LDW (PWREG3), 07D0H     ; Sets pulse width
LD (TC3CR), 63H         ; Sets the mode and source clock ( $f_c/2^3$ )
LD (TC4CR), DEH         ; Sets the TFF4 to "1" and starts timer/counter
```





Figure 2-36. Timing Chart of 16-bit PWM Mode (Timer/Counter 3 and 4)

(8) 16-bit Programmable Pulse Generate (PPG) output mode
(Timer/counter 3 and 4, Timer/counter 5 and 6)

PPG output with a resolution of 16 bits is possible. Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit PPG output mode by cascade connection.

a. 16 bit PPG output mode of Timer/counter 3 and 4

First, the contents of PWREG3/4 are compared with the contents of up-counter. If a match is found, the timer F/F 4 output is toggled. The INTTC4 interrupt is generated at this time. Next, timer F/F 4 is again toggled and the counter is cleared by matching with TTREG3/4. The INTTC4 interrupt is again generated when an overflow occurs.

When used as $\overline{\text{PPG4}}$ pin, respective output latch should be set to "1". During reset, the F/F 4 is initialized to "0".

The F/F 4 output is configured by TFF4 (bit 7 in TC4CR). Therefore, the $\overline{\text{PPG4}}$ can output either output high or output low at first time. The timer register should write to the PWREG3/TTREG3 more first than PWREG4/TTREG4. The timer register must not write only either PWREG3/TTREG3 or PWREG4/TTREG4.

When the TTREG4/PWREG4 are written during counter continuation, the timer register is changed by next falling edge of source clock at PWREG3/TTREG3 and PWREG4/TTREG4 same time. The timer/counter is counting by value of last timer register until the PWREG4/TTREG4 is written.

b. 16 bit PPG output mode of Timer/counter 5 and 6

First, the contents of PWREG5/6 are compared with the contents of up-counter. If a match is found, the timer F/F 6 output is toggled. The INTTC6 interrupt is generated at this time. Next, timer F/F 6 is again toggled and the counter is cleared by matching with TTREG5/6. The INTTC6 interrupt is again generated when an overflow occurs.

When used as $\overline{\text{PPG6}}$ pin, respective output latch should be set to "1". During reset, the F/F 6 is initialized to "0".

The F/F 6 output is configured by TFF6 (bit 7 in TC6CR). Therefore, the $\overline{\text{PPG6}}$ can output either output high or output low at first time. The timer register should write to the PWREG5/TTREG5 more first than PWREG6/TTREG6. The timer register must not write only either PWREG5/TTREG5 or PWREG6/TTREG6.

When the TTREG6/PWREG6 are written during counter continuation, the timer register is changed by next falling edge of source clock at PWREG5/TTREG5 and PWREG6/TTREG6 same time. The timer/counter is counting by value of last timer register until the PWREG6/TTREG6 is written.

Example: Extract the pulse, whose term and "high" width is 16.385 ms and 1ms respectively, from P32 with 16-bit PPG mode (at $f_c = 16 \text{ MHz}$, $\text{DV7CK} = 0$)

SET (P3DR). 2	;	Sets P32 output data latch to "1"
LDW (PWREG3), 07D0H	;	Sets pulse width
LDW (TTREG3), 8002H	;	Sets pulse term
LD (TC3CR), 63H	;	Sets the mode and source clock ($f_c/2^3$)
LD (TC4CR), DFH	;	Sets the TFF4 to "1" and starts timer/counter




Figure 2-37. Timing Chart of 16-bit PPG Mode (Timer/Counter 3 and 4)

2.8 UART (Asynchronous serial interface)

The 86C829/H29/M29 have 1 channel of UART (asynchronous serial interface).

The UART is connected to external devices via Rx/D and Tx/D. Rx/D is also used as P15; Tx/D, as P16. To use P15 or P16 as the Rx/D or Tx/D pin, set P1 port output latches to 1.

2.8.1 Configuration




Figure 2-38. UART

2.8.2 Control

UART is controlled by the UART control registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).

UART control register

UARTCR1
(0025_H)

7	6	5	4	3	2	1	0
TXE	RXE	STBT	EVEN	PE	BRG		

(Initial value: 0000 0000)

BRG	Transmit clock select	000: $f_c/13$ [Hz] 001: $f_c/26$ 010: $f_c/52$ 011: $f_c/104$ 100: $f_c/208$ 101: $f_c/416$ 110: TC5 (INTTC5) 111: $f_c/96$	Write-only
PE	Parity addition	0: No parity 1: Parity	
EVEN	Even-numbered parity	0: Odd-numbered parity 1: Even-numbered parity	
STBT	Transmit stop bit length	0: 1 bit 1: 2 bit	
RXE	Receive operation	0: Disable 1: Enable	
TXE	Transfer operation	0: Disable 1: Enable	

Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2: The transmit clock and the parity are common to transmit and receive.

UARTCR2
(0026_H)

7	6	5	4	3	2	1	0
					RxDNC	STOPBR	

(Initial value: **** *000)

STOPBR	Receive stop bit length	0: 1 bit 1: 2 bit	Write-only
RxDNC	Selection of RxD input noise rejection time	00: No noise rejection (hysteresis input) 01: Rejects pulses shorter than $31/f_c$ [s] as noise 10: Rejects pulses shorter than $63/f_c$ [s] as noise 11: Rejects pulses shorter than $127/f_c$ [s] as noise	

Note 3: When RxDNC = 01, pulses longer than $96/f_c$ [s] are always regarded as signals ; when RxDNC = 10, longer than $192/f_c$ [s] ; and when RxDNC = 11, longer than $384/f_c$ [s]

Figure 2-39. UART Control Register




Figure 2-40. UART status register and Data Buffer Registers


2.8.3 Transfer Data Format

In UART, a one-bit start bit (low level), stop bit (bit length selectable at high level, by STBT), and parity (select parity in PE; even-or odd-numbered parity by EVEN) are added to the transfer data. The transfer data formats are shown as follow.

Table 2-13. Transfer Data Format

PE	STBT	Frame length									
		1	2	3	-----	8	9	10	11	12	
0	0	Start bit0 bit1 ----- bit6 bit7 Stop1									
0	1	Start bit0 bit1 ----- bit6 bit7 Stop1 Stop2									
1	0	Start bit0 bit1 ----- bit6 bit7 Parity Stop1									
1	1	Start bit0 bit1 ----- bit6 bit7 Parity Stop1 Stop2									

Note: In order to switch the transmit data format, perform transmit operations in the following sequence except for the initial setting.



2.8.4 Transfer Rate

The baud rate of UART is set of BRG (bit 0, 1, and 2 in UARTCR1) . The example of the baud rate shown as follows.

Table 2-14. Transfer Rate

BRG	Source clock		
	16 MHz	8 MHz	4 MHz
000	76800 [baud]	38400 [baud]	19200 [baud]
001	38400	19200	9600
010	19200	9600	4800
011	9600	4800	2400
100	4800	2400	1200
101	2400	1200	600

When TC5 is used as the UART transfer rate (when BRG=110), the transfer clock and transfer rate are determined as follows:

$$\text{Transfer clock} = \frac{\text{TC5 source clock}}{\text{TTREG5 set value}}$$

$$\text{Transfer rate} = \frac{\text{Transfer clock}}{16}$$

2.8.5 Data Sampling

The UART receiver keeps sampling input using the clock selected by BRG (bit 0, 1, and 2 in UARTCR1) until a start bit is detected in RxD pin input. RT clock starts at the falling edge of the RxD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts). Bit is determined according to majority rule (the data are the same twice or more out of three samplings).




Figure 2-41. Data Sampling

2.8.6 STOP Bit Length

Select a transmit stop bit length (1 or 2 bits) by STBT (bit 5 in UARTCR1)

2.8.7 Parity

Set parity / no parity by PE ; set parity type (odd-or even-numbered) by EVEN (bit 4 in UARTCR1).

2.8.8 Transmit / Receive

(1) Data transmit

Set TXE (bit 7 in UARTCR1) to 1. Read UARTSR to check TBEP=1, then write data in TDBUF (transmit data buffer). Writing data in TDBUF zero-clears TBEP, transfers the data to the transmit shift register and the data are sequentially output from the TxD pin. The data output include a one-bit start bit, stop bits whose number is specified in STBT (bit 5 in UARTCR1) and a parity bit if parity addition is specified. Select the data transfer baud rate using bits 0 to 2 in UARTCR1. When data transmit starts, transmit buffer empty flag TBEP is set to 1 and an INTTX interrupt is generated. When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, TBEP is not zero-cleared and transmit does not start.

(2) Data receive

Set RXE (bit 6 in UARTCR1) to 1. When data are received via the RxD pin, the receive data are transferred to RDBUF (receive data buffer). At this time, the data transmitted include a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (receive data buffer). Then the receive buffer full flag RBFL is set and an INTRX interrupt is generated. Select the data transfer baud rate using bits 0 to 2 in UARTCR1. If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (receive data buffer) but discarded; data in the RDBUF are not affected.

Note: When a receive operation is disabled by setting RXE bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. if a framing error occurs, be sure to perform a re-receive operation.

2.8.9 Status Flag / Interrupt Signal

(1) Parity error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag PERR is set in UARTSR. Reading UARTSR then RDBUF clears PERR.




Figure 2-42. Generation of Parity Error

(2) Framing error

When 0 is sampled as the stop bit in the receive data, framing error flag FERR is set. Reading UARTSR then RDBUF clears FERR.




Figure 2-43. Generation of Framing Error

(3) Overrun error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag OERR is set. In this case, the receive data is discarded; data in RDBUF are not affected. Reading UARTSR then RDBUF clears OERR.




Figure 2-44. Generation of Overrun Error

(4) Receive data buffer full

Loading the received data in RDBUF sets receive data buffer full flag RBFL. Reading UARTSR then RDBUF clears the RBFL.




Figure 2-45. Generation of Receive Buffer Full

(5) Transmit data buffer empty

When no data is in the transmit buffer TDBUF, TBEP is set, that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag TBEP is set. Reading UARTSR then writing the data to TDBUF clears TBEP.




Figure 2-46. Generation of Transmit Buffer Empty

(6) Transmit end flag

When data are transmitted and no data is in TDBUF (TBEP = 1), transmit end flag TEND is set. Writing data to TDBUF then starting data transmit clears TEND.




Figure 2-47. Generation of Transmit End Flag

2.9 Serial Interface (SIO)

The 86C829/H29/M29 have one clocked-synchronous 8-bit serial interface. Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interface is connected to external devices via pins P16 (SO), P15 (SI), P17 ($\overline{\text{SCK}}$). The serial interface pins are also used as port P1. When these pins are used as serial interface pins, the correspondence output latch should be set to "1". In the transmit mode, pin P15 can be used as normal I/O port, and in the receive mode, the pin P16 can be used as normal I/O ports.

2.9.1 Configuration




Figure 2-48. Serial Interfaces

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit / receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIOCR2).

Figure 2-49. SIO Control Register and Status Register (1/2)




Figure 2-49. SIO Control Register and Status Register (2/2)

(1) Serial Clock

a. Clock Source

SCK (bits 2 - 0 in SIOCR) is able to select the following:

① Internal Clock

Any of four frequencies can be selected. The serial clock is output to the outside on the $\overline{\text{SCK}}$ pin. The $\overline{\text{SCK}}$ pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit / receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read / write processing is completed.

Table 2-15. Serial Clock Rate

Serial clock			Transfer rate	
NORMAL1/2, IDLE1/2 modes		SLOW, SLEEP modes	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
DV7CK = 0	DV7CK = 1			
$f_c/2^{13} [\text{Hz}]$	$f_s/2^5 [\text{Hz}]$	$f_s/2^5 [\text{Hz}]$	1.91 Kbit/s	1 Kbit/s
$f_c/2^8$	$f_c/2^8$	—	61.0 Kbit/s	—
$f_c/2^7$	$f_c/2^7$	—	122.1 Kbit/s	—
$f_c/2^6$	$f_s/2^6$	—	244.1 Kbit/s	—
$f_c/2^5$	$f_c/2^5$	—	488.3 Kbit/s	—
$f_c/2^4$	$f_c/2^4$	—	976.6 Kbit/s	—

Note: 1 Kbit = 1024 bit





Figure 2-50. Clock Source (Internal Clock)

② External Clock

An external clock connected to the $\overline{\text{SCK}}$ pin is used as the serial clock. In this case, the P17 ($\overline{\text{SCK}}$) must be set to the input mode. To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program.



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

① Leading Edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the $\overline{\text{SCK}}$ pin input/output).

② Trailing Edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the $\overline{\text{SCK}}$ pin input/output).




Figure 2-51. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.




Figure 2-52. Number of Bits to Transfer (Example: 4-bit serial transfer)

2.9.3 Transfer Mode

SIOM (bits 5 to 3 in SIOCR1) is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit Transmit Modes

In these modes, the SIOCR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic-waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

When the transmit is started, after the SIOF goes "high" output from the SO pin holds final bit of the last data until falling edge of the SCK.

The transmission is ended by clearing SIOS to "0" or setting SIOINH to "1" in buffer empty interrupt service program. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIOSR) because SIOF is cleared to "0" when a transfer is completed.

When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0".

When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIOS should be cleared to "0", then BUF must be rewritten after confirming that SIOF has been cleared to "0".




Figure 2-53. Transfer Mode (Example: 8-bit, 1 Word Transfer)




Figure 2-54. Transmitted Data Hold Time at End of Transmit

(2) 4-bit and 8-bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the BUF has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIOS to "0" or setting SIOINH to "1" in buffer full interrupt service program. When SIOS is cleared, the current data are transferred to the buffer. After SIOS cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIOF (bit 7 in SIOSR). SIOF is cleared to "0" when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIOINH is set, the receiving is immediately ended and SIOF is cleared to "0". (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIOS should be cleared to "0" then BUF must be rewritten after confirming that SIOF has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, BUF must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-55. Receive Mode (Example: 8 bit, 1 word, internal clock)

(3) 8-bit Transmit / Receive Mode

After setting the control registers to the 8-bit transmit / receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

Note: The wait is also canceled by writing to a DBR not being used as a transmit data buffer registers; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

When the receive is started, after the SIOF goes "high" output from the SO pin holds final bit of the last data until falling edge of the \overline{SCK} .

The transmit / receive operation is ended by clearing SIOS to "0" or setting SIOINH to "1" in interrupt service program.

When SIOINH is set, the transmit / receive operation is immediately ended and SIOF is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIOS should be cleared to "0", then BUF must be rewritten after confirming that Siof has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit / receive operation, BUF must be rewritten before reading and writing of the receive / transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-56. Transmit/Receive Mode (Example: 8-bit, 1word, internal clock)




Figure 2-57. Transmitted Data Hold Time at End of Transmit/Receive




Figure 2-59. A/D Converter Control Register




Figure 2-60. A/D Converter Result Register

2.10.3 A/D Converter Operation

- (1) Set up the A/D converter control register 1 (ADCCR1) as follows:
 - Choose the channel to A/D convert using A/D input channel select (SAIN).
 - Specify analog input enable for analog input control (AINDS).
 - Specify AMD for the A/D converter control operation mode (software or repeat mode).
- (2) Set up the A/D converter control register 2 (ADCCR2) as follows:
 - Set the A/D conversion time using A/D conversion time (ACK). For details on how to set the conversion time, refer to Note 2 for A/D converter control register 2.
 - Choose IREFON for D/A converter control.
- (3) After setting up (1) and (2) above, set AD conversion start (ADRS) of A/D converter control register 1 (ADCCR1) to "1". If software start mode has been selected, A/D conversion starts immediately.
- (4) After an elapse of the specified A/D conversion time, the A/D converted value is stored in A/D converted value register 1 (ADCDR1) and the A/D conversion finished flag (EOCF) of A/D converted value register 2 (ADCDR2) is set to "1", upon which time A/D conversion interrupt INTADC is generated.
- (5) EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

2.10.4 A/D Converter Operation Modes

There are following two A/D converter operation modes:

- Software start: A/D conversion is performed once by setting AMD to "01" and ADRS to "1".
- Repeat mode: A/D conversion is performed repeatedly by setting AMD to "11" and ADRS to "1".

(1) Software start mode

After setting AMD (ADCCR1 bits 5, 6) to "01" (software start mode), set ADRS (ADCCR1 bit 7) to "1". A/D conversion of the voltage at the analog input pin specified by SAIN (ADCCR1 bits 0-3) is thereby started.

After completion of the A/D conversion, the conversion result is stored in A/D converted value registers (ADCDR1, 2) and at the same time EOCF (ADCDR2 bit 5) is set to 1, the A/D conversion finished interrupt (INTADC) is generated.

ADRS is automatically cleared after A/D conversion has started. Do not set ADRS (ADCCR1 bit 7) newly again (restart) during A/D conversion. Before you set ADRS newly again, check EOCF (ADCDR bit 5) to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).




Figure 2-61. Operation in Software Start Mode

(2) Repeat mode

A/D conversion of the voltage at the analog input pin specified by SAIN (ADCCR1 bits 0 to 3) is performed repeatedly. In this mode, A/D conversion is started by setting ADRS (ADCCR1 bit 7) to "1" after setting AMD (ADCCR1 bits 5,6) to "11".

After completion of the A/D conversion, the conversion result is stored in A/D converted value registers (ADCDR1, 2) and at the same time EOCF (ADCDR2 bit 5) is set to 1, the A/D conversion finished interrupt (INTADC) is generated.

In repeat mode, each time one A/D conversion is completed, the next A/D conversion is started. To stop A/C conversion, set AMD (ADCCR1 bits 5, 6) to "00" (disable mode) by writing 0s. The A/D convert operation is stopped immediately. The converted value at this time is not stored in the A/D converted value register.




Figure 2-62. Operation in Repeat Mode

2.10.5 STOP and SLOW Modes during A/D Conversion

When standby mode (STOP or SLOW mode) is entered forcibly during A/D conversion, the A/D convert operation is suspended and the A/D converter is initialized. Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode.) When restored from standby mode, A/D conversion is not automatically restarted, so you need to restart A/D conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

2.10.6 Precautions about A/D Converter

(1) Analog input pin voltage range

Make sure the analog input pins (AIN0 to AIN7) are used at voltages within VSS below VAREF. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

(2) Analog input shared pins

The analog input pins (AIN0 to AIN7) are shared with input/output ports. When using any of the analog inputs to execute A/D conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of A/D conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

(3) Noise countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 2-63. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is 5 k Ω or less. Toshiba also recommends attaching a capacitor external to the chip.




Figure 2-63. Analog Input Equivalent Circuit and Example of Input Pin Processing

2.11 Key-On Wake-Up (KWU)

In the TMP86C829/H29/M29, the STOP mode must be released by not only P20 ($\overline{\text{INT5}} / \overline{\text{STOP}}$) pin but also P64 to P67 pins.

When the STOP mode is released by P64 to P67 pins, the P20 ($\overline{\text{INT5}} / \overline{\text{STOP}}$) pin needs to be used.

2.11.1 Configuration






Figure 2-64. Stop Mode Control Circuit

Note: When STOP mode is released by P20 and P64 to P67, the most priority is P20.
When P64 to P67 pin used to release the STOP mode, then P20 must be input to "0" level.

a) at P20



b) at P64 to P67



2.11.2 Control

P64 to P67 (STOP2 to STOP5) pin can controlled by Key-On Wake-Up control register (STOPCR). It can be configured as enable/disable in one-bit unit. When those pins are used by STOP mode release, those pins must be set input mode (P6CR, P6DR, ADCCRA).

The STOP mode is set by SYSCR1 and release is the selected pin (STOPCR bit) to "0". When the STOP mode is released by inputting to P64 to P67 pins, the STOP mode (level mode) must be started by the system register 1 (SYSCR1). When the STOP mode, please check the level that P64 to P67 pin is high. When the STOP mode release, P20 pin must be use.

Note: When the STOP mode release by edge mode, do not use STOP2 to STOP5 or must be set "1" level into STOP2 to STOP5 pins.

Key On Wake Up control register									
STOPCR (0F9AH)	7	6	5	4	3	2	1	0	
	STOP5	STOP4	STOP3	STOP2	-	-	-	-	
(Initial value: 0000 ****)									
STOP2	Stop mode released by P64 port						0: Disable 1: Enable		write- only
STOP3	Stop mode released by P65 port						0: Disable 1: Enable		
STOP4	Stop mode released by P66 port						0: Disable 1: Enable		
STOP5	Stop mode released by P67 port						0: Disable 1: Enable		

Figure 2-65. Key On Wake Up control register

2.12 LCD Driver

The 86C829/H29/M29 each have a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:

- | | |
|--|-------------------------|
| ① Segment output port | 8 pins (SEG7 to SEG0) |
| ② Segment output or P1, P5, P7 input / output port | 24 pins (SEG31 to SEG8) |
| ③ Common output port | 4 pins (COM3 to COM0) |

In addition, C0, C1, V1, V2, V3 pin are provided for the LCD driver's booster circuit.

The devices that can be directly driven is selectable from LCD of the following drive methods:

- | | | |
|---------------------------|-------|--|
| ① 1/4 Duty (1/3 Bias) LCD | | Max 128 Segments (8-segment×16 digits) |
| ② 1/3 Duty (1/3 Bias) LCD | | Max 96 Segments (8-segment×12 digits) |
| ③ 1/2 Duty (1/2 Bias) LCD | | Max 64 Segments (8-segment× 8 digits) |
| ④ Static LCD | | Max 32 Segments (8-segment× 4 digits) |

2.12.1 Configuration




Figure 2-66. LCD Driver

2.12.2 Control

The LCD driver is controlled using the LCD control register (LCDCR). The LCD driver's display is enabled using the EDSP.

7		6		5		4		3		2		1		0			
EDSP				BRES		VFSEL				DUTY				SLF			
(Initial value: 0000 0000)																	
SLF				Selection of LCD frame frequency								00: $f_c/2^{17}$ or $f_s/2^9$ [Hz] 01: $f_c/2^{16}$ or $f_s/2^8$ 10: $f_c/2^{15}$ 11: $f_c/2^{13}$				R/W	
DUTY				Selection of driving methods								00: 1/4 Duty (1/3 Bias) 01: 1/3 Duty (1/3 Bias) 10: 1/2 Duty (1/2 Bias) 11: Static					
VFSEL				Selection of boost frequency								00: $f_c/2^{13}$ or $f_s/2^5$ [Hz] 01: $f_c/2^{11}$ or $f_s/2^3$ 10: $f_c/2^{10}$ or $f_s/2^2$ 11: $f_c/2^9$					
BRES				Booster circuit control								0: Disable (use divider resistance) 1: Enable					
EDSP				LCD Display Control								0: Blanking 1: Enables LCD display (Blanking is released)					

Figure 2-67. LCD Driver Control Register

(1) LCD driving methods

As for LCD driving method, 4 types can be selected by DUTY (bit 3 to bit 2 of LCDCR). The driving method is initialized in the initial program according to the LCD used.




Figure 2-68. LCD Drive Waveform (COM - SEG pins)

(2) Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 2-16. The base frequency is selected by SLF (bit 1 and 0 of LCDCK) according to the frequency f_c and f_s of the basic clock to be used.

Table 2-16. Setting of LCD Frame Frequency

(a) At the single clock mode. At the dual clock mode (DV7CK = 0).

SLF	Base frequency [Hz]	Frame frequency [Hz]			
		1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{f_c}{2^{17}}$	$\frac{f_c}{2^{17}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{17}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{17}}$	$\frac{f_c}{2^{17}}$
	($f_c = 16$ MHz)	122	163	244	122
	($f_c = 8$ MHz)	61	81	122	61
01	$\frac{f_c}{2^{16}}$	$\frac{f_c}{2^{16}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{16}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{16}}$	$\frac{f_c}{2^{16}}$
	($f_c = 8$ MHz)	122	163	244	122
	($f_c = 4$ MHz)	61	81	122	61
10	$\frac{f_c}{2^{15}}$	$\frac{f_c}{2^{15}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{15}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{15}}$	$\frac{f_c}{2^{15}}$
	($f_c = 4$ MHz)	122	163	244	122
	($f_c = 2$ MHz)	61	81	122	61
11	$\frac{f_c}{2^{15}}$	$\frac{f_c}{2^{13}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{13}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{13}}$	$\frac{f_c}{2^{13}}$
	($f_c = 1$ MHz)	122	163	244	122

Note: f_c ; High frequency clock [Hz]

(b) At the dual clock mode (DV7CK = 1 or SYSCK = 1)

SLF	Base frequency [Hz]	Frame frequency [Hz]			
		1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{f_s}{2^9}$	$\frac{f_s}{2^9}$	$\frac{4}{3} \cdot \frac{f_s}{2^9}$	$\frac{4}{2} \cdot \frac{f_s}{2^9}$	$\frac{f_s}{2^9}$
	($f_s = 32.768$ kHz)	64	85	128	64
11	$\frac{f_s}{2^8}$	$\frac{f_s}{2^8}$	$\frac{4}{3} \cdot \frac{f_s}{2^8}$	$\frac{4}{2} \cdot \frac{f_s}{2^8}$	$\frac{f_s}{2^8}$
	($f_s = 32.768$ kHz)	128	171	256	128

Note: f_s ; Low-frequency clock [Hz]

(3) Booster circuit for LCD driver

The LCD voltage booster pin can select the booster circuit or the divider resistance.

The booster circuit control is selected by BRES (bit 6 in LCDCR).

The booster circuit boosts the output voltage for the segment / common signal by double (V2) and triple (V3) in relation to the on-chip output voltage (1 V typ.).

When used as the divider resistance, the V1, V2 and V3 pins are input by divider voltage of external supply.

When used as the booster circuit, the VLCD setting should be composed to 1/3 bias.

The selection of boost frequency is selected by SLFR (bit 1 to 0 in LCDCR).

Selecting the fast frequency using the SLFR in the command register (LCDCR) raises the drive capability of segment/common.

Table 2-17. shows the reference frequency of the booster circuit.




Figure 2-69. Example of a Booster Circuit




Figure 2-70. Example of Divider Resistance

Table 2-17. Reference Frequency of the Booster Circuit

SLFR	frequency	$f_c = 2 \text{ MHz}$	$f_c = 4 \text{ MHz}$	$f_c = 8 \text{ MHz}$	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
00	$f_c/2^{13}$ or $f_s/2^5$	—	—	—	1.95 kHz	1.02 kHz
01	$f_c/2^{11}$ or $f_s/2^3$	—	1.95 kHz	3.91 kHz	7.81 kHz	4.09 kHz
10	$f_c/2^{10}$ or $f_s/2^2$	1.95 kHz	3.91 kHz	7.81 kHz	15.6 kHz	8.19 kHz
11	$f_c/2^9$	3.91 kHz	7.81 kHz	15.6 kHz	31.3 kHz	—

Note: To fully drive the booster circuit, it must be operated with a boosting frequency of 1 kHz or above. Therefore, make sure SLFR is set to 1 kHz or above for any operating frequency used.

Table 2-18. Selection of V3 Boosting Frequency

Boosting frequency	$f_c = 16 \text{ MHz}$	$f_c = 8 \text{ MHz}$	$f_s = 32.768 \text{ MHz}$
$f_c/2^{13}$ or $f_s/2^5$	20 ms	40 ms	40 ms
$f_c/2^{11}$ or $f_s/2^3$	5 ms	10 ms	10 ms
$f_c/2^{10}$ or $f_s/2^2$	2.5 ms	5 ms	5 ms
$f_c/2^9$	1.25 ms	2.5 ms	—

Note 1: $T_{opr} = 25^\circ\text{C}$, $0.1 \mu\text{F} \leq C \leq 0.47 \mu\text{F}$

Note 2: V3 booting time at VDD is stable.

Notice of using LCD driver

The falling time and fluctuation of power supply voltage.

When LCD driver is used with the following condition, LCD may not be displayed temporarily, because the V1/V2/V3 pins output will be unstable by stopping of LCD booster circuit. Therefore, please take an enough time by software, before enabling LCD.

- When the falling time of power supply voltage is shorter than 1ms, within an operating voltage.
(at $\frac{4.5}{1.8} \text{ V}$ to $\frac{5.5}{V_3} \text{ V}$, $T_{opr} = \frac{-10}{40}$ to $\frac{70}{85}^\circ\text{C}$)
- When the fluctuation of power supply within 1ms is bigger than 0.7 V.

2.12.3 LCD Display Operation

(1) Display data setting

Display data is stored to the display data area (assigned to address 0F80 to 0F8FH) in the DBR. The display data which are stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Figure 2-71. shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is "1" and turn off when "0". According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 2-19.)

Note: The display data memory contents become unstable when the power supply is turned on ; therefore, the display data memory should be initialized by an initiation routine.

address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0F80 _H	SEG1				SEG0			
81	SEG3				SEG2			
82	SEG5				SEG4			
83	SEG7				SEG6			
84	SEG9				SEG8			
85	SEG11				SEG10			
86	SEG13				SEG12			
87	SEG15				SEG14			
88	SEG17				SEG16			
89	SEG19				SEG18			
8A	SEG21				SEG20			
8B	SEG23				SEG22			
8C	SEG25				SEG24			
8D	SEG27				SEG26			
8E	SEG29				SEG28			
8F	SEG31				SEG30			
	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

Figure 2-71. LCD Display Data Area (DBR)

Table 2-19. Driving Method and Bit for Display Data

Driving methods	bit 7/3	bit 6/2	bit 5/1	bit 4/0
1/4 Duty	COM3	COM2	COM1	COM0
1/3 Duty	—	COM2	COM1	COM0
1/2 Duty	—	—	COM1	COM0
Static	—	—	—	COM0

Note: — ; This bit is not used for display data

(2) Blanking

Blanking is enabled when EDSP is cleared to "0".

Blanking turns off LCD through outputting a GND level to SEG / COM pin.

When in STOP mode, EDSP is cleared to "0" and automatically blanked. To redisplay LCD after exiting STOP mode, it is necessary to set EDSP back to "1".

Note: During reset, the LCD segment outputs (SEG0 to SEG7) and LCD common outputs are fixed "0" level. But the multiplex terminal (P1, P5 and P7 ports) of input / output port and LCD segment output becomes high impedance. Therefore, when the reset input is long remarkably, ghost problem may appear in LCD display.

2.12.4 Control Method of LCD Driver

(1) Initial setting

Figure 2-72. shows the flowchart of initialization.

Example: To operate a 1/4 duty LCD of 32 segments \times 4 com-mons at frame frequency $f_c/2^{16}$ [Hz]

LD (LCDCR), 00000001B ; Sets LCD driving method and frame frequency. Boost frequency

LD (PILCR), 0FFH ; Sets P1 port as segment output.

LD (LCDCR), 10000001B ; Sets the initial value of display data.

LD (LCDCR), 10000001B ; Display enable




Figure 2-72. Initial Setting of LCD Driver

(2) Store of display data

Generally, display data are prepared as fixed data in program memory and stored in display data area by load command.

Example 1: To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80H (when pins COM and SEG are connected to LCD as in Figure 2-73.), display data become as shown in Table 2-20.

```

LD  A, (80H)
ADD A, TABLE - $ - 5
LD  HL, 0F80H
LD  (HL), (PC + A)
RET
  
```

```

TABLE: DB  11011111B, 00000110B,
           11100011B, 10100111B,
           00110110B, 10110101B,
           11110101B, 00010111B,
           11110111B, 10110111B
  
```

SNEXT:




Figure 2-73. Example of COM, SEG Pin Connection (1/4 Duty)

Note: DB is a byte data definition instruction.

Table 2-20. Example of Display Data (1/4 Duty)

No.	display	display data	No.	display	display data
0	0.	11011111	5	5	10110101
1	1	00000110	6	6	11110101
2	2	11100011	7	7	00000111
3	3	10100111	8	8	11110111
4	4	00110110	9	9	10110111

Example 2: Table 2-20. shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 2-21. The connection between pins COM and SEG are the same as shown in Figure 2-74.




Figure 2-74. Example of COM, SEG Pin Connection

Table 2-21. Example of Display Data (1/2 Duty)

Number	display data		Number	display data	
	High order address	Low order address		High order address	Low order address
0	**01**11	**01**11	5	**11**10	**01**01
1	**00**10	**00**10	6	**11**11	**01**01
2	**10**01	**01**11	7	**01**10	**00**11
3	**10**10	**01**11	8	**11**11	**01**11
4	**11**10	**00**10	9	**11**10	**01**11

Note: * ; Don't care

(3) Example of LCD drive output




Figure 2-76. 1/3 Duty (1/3 Bias) Drive

Figure 2-75. 1/4 Duty (1/3 Bias) Drive








Figure 2-78. Static Drive

Figure 2-77. 1/2 Duty (1/3 Bias) Drive

Input / Output Circuitry

(1) Control Pins

The input / output circuitries of the TMP86C829/H29/M29 control pins are shown below.

Control Pin	I/O	Input / Output Circuitry		Remarks
XIN XOUT	Input Output			Resonator connecting pins (high-frequency) $R_f = 1.2 \text{ M}\Omega$ (typ.) $R_o = 1.5 \text{ k}\Omega$ (typ.)
XTIN XTOUT	Input Output	NM1 Refer to port P2	NM2 	Resonator connecting pins (Low-frequency) $R_f = 6 \text{ M}\Omega$ (typ.) $R_o = 220 \text{ k}\Omega$ (typ.)
$\overline{\text{RSET}}$	I/O			Sink open drain output Hysteresis input Pull-up resistor $R_{IN} = 220 \text{ k}\Omega$ (typ.)
TEST	Input			Pull-down resistor $R_{IN} = 70 \text{ k}\Omega$ (typ.)

Note: The TEST pin of the 86PM29 does not have a pull-down resistor. Fix the test pin at low-level.

(2) Input / Output Ports

Port	I/O	Input / Output Circuitry	Remarks
P1	I/O	<p>initial "Hi-Z"</p>	Sink open drain output Hysteresis input
P5 P7	I/O	<p>initial "Hi-Z"</p>	Sink open drain output
P2	I/O	<p>initial "Hi-Z"</p>	Sink open drain output Hysteresis input
P3	I/O	<p>initial "Hi-Z"</p>	Sink open drain or Push-pull output Hysteresis input High current output (Nch) (Programmable port option)
P6	I/O	<p>initial "Hi-Z"</p>	Tri-state I/O Hysteresis input

Note: Port P1, P5 and P7 are sink open drain output. But they are also used as a segment output of LCD. Therefore, absolute maximum ratings of port input voltage should be used in -0.3 to $V_{DD} + 0.3$ volts

4. Electrical Characteristics

Absolute Maximum Ratings (V_{SS} = 0 V)

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V _{DD}		– 0.3 to 6.5	V
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	
Output Voltage	V _{OUT1}	P21, P22, /RESET, Tri-state Port	– 0.3 to V _{DD} + 0.3	
Output Current (Per 1 pin)	I _{OUT1}	P3, P6 Port	– 1.8	mA
	I _{OUT2}	P1, P2, P5, P6, P7 Port	3.2	
	I _{OUT3}	P3 Port	30	
Output Current (Total)	ΣI _{OUT1}	P1, P2, P5, P6, P7 Port	60	
	ΣI _{OUT2}	P3 Port	80	
Power Dissipation [T _{opr} = 85°C]	PD		350	mW
Soldering Temperature (time)	T _{sld}		260 (10 s)	°C
Storage Temperature	T _{stg}		– 55 to 125	
Operating Temperature	T _{opr}		– 40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition	(V _{SS} = 0 V, Topr = -40 to 85°C)
---------------------------------	---

Parameter	Symbol	Pins	Condition		Min	Max	Unit
Supply Voltage	V _{DD}		fc = 16 MHz	NORMAL1, 2 mode	4.5	5.5	V
				IDLE0, 1, 2 mode			
			fc = 8 MHz	NORMAL1, 2 mode	2.7		
				IDLE0, 1, 2 mode			
			fc = 4.2 MHz	NORMAL1, 2 mode	1.8		
				IDLE0, 1, 2 mode			
			fs = 32.768 kHz	SLOW1, 2 mode			
				SLEEP0, 1, 2 mode			
	STOP mode						
Input high Level	V _{IH1}	Except Hysteresis input	V _{DD} ≥ 4.5 V		V _{DD} × 0.70	V _{DD}	V
	V _{IH2}	Hysteresis input			V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5 V	V _{DD} × 0.90			
Input low Level	V _{IL1}	Except Hysteresis input	V _{DD} ≥ 4.5 V		0	V _{DD} × 0.30	V
	V _{IL2}	Hysteresis input				V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5 V	V _{DD} × 0.10			
Clock Frequency	fc	XIN, XOUT	V _{DD} = 1.8 to 5.5 V		1.0	4.2	MHz
			V _{DD} = 2.7 to 5.5 V			8.0	
			V _{DD} = 4.5 to 5.5 V			16.0	
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

D.C. Characteristics (V_{SS} = 0 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input		-	0.9	-	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	-	-	±2	μA
	I _{IN2}	Sink Open Drain, Tri-state					
	I _{IN3}	RESET, STOP					
Input Resistance	R _{IN1}	TEST Pull-Down		-	70	-	kΩ
	R _{IN2}	RESET Pull-Up		100	220	450	
Output Leakage Current	I _{LO}	Sink Open Drain, Tri-state	V _{DD} = 5.5 V, V _{OUT} = 5.5 V / 0 V	-	-	±2	μA
Output High Voltage	V _{OH1}	Push-pull Port	V _{DD} = 4.5 V, I _{OH} = -200 μA	2.4	-	-	V
	V _{OH2}	Tri-st Port	V _{DD} = 4.5 V, I _{OH} = -0.7 mA	4.1	-	-	
Output Low Voltage	V _{OL}	Except XOUT and P3 Port	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	-	-	0.4	V
Output Low Current	I _{OL}	High Current Port (P3 Port)	V _{DD} = 4.5 V, V _{OL} = 1.0 V	-	20	-	mA
Supply Current in NORMAL 1, 2 mode	I _{DD}		V _{DD} = 5.5 V V _{IN} = 5.3 / 0.2 V f _c = 16 MHz f _s = 32.768 kHz	-	7.5	9	mA
Supply Current in IDLE 0, 1, 2 mode				-	5.5	6.5	
Supply Current in SLOW 1 mode			V _{DD} = 3.0 V V _{IN} = 2.8 V / 0.2 V f _s = 32.768 kHz LCD driver is not enable.	-	18	42	μA
Supply Current in SLEEP 1 mode				-	16	25	
Supply Current in SLEEP 0 mode				-	12	20	
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	-	0.5	10	

Note 1: Typical values show those at T_{opr} = 25°C, V_{DD} = 5 V

Note 2: Input current (I_{IN1}, I_{IN2}); The current through pull-up or pull-down resistor is not included.

Note 3: I_{DD} does not include I_{REF} current.

Note 4: The supply currents of SLOW 2 and SLEEP 2 modes are equivalent to IDLE 0, 1, 2.

A/D Conversion Characteristics

(V_{SS} = 0.0 V, V_{DD} = 4.5 to 5.5 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}		V _{DD} -1.5	—	V _{DD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}		V _{DD}			V
Analog Reference Voltage Range	ΔV _{AREF}		2.5	—	—	V
Analog Input Voltage	V _{AIN}		V _{SS}	—	V _{AREF}	V
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = V _{AREF} = 5.5 V V _{SS} = 0.0 V	—	0.6	1.0	mA
Non linearity Error		V _{DD} = 4.5 to 5.5 V, V _{SS} = 0.0 V A _{VDD} = V _{AREF} = 5.0 V	—	—	±4	LSB
Zero Point Error			—	—	±4	
Full Scale Error			—	—	±4	
Total Error			—	—	±8	

(V_{SS} = 0.0 V, V_{DD} = 2.7 to 4.5 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}		V _{DD} -1.5	—	V _{DD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}		V _{DD}			V
Analog Reference Voltage Range	ΔV _{AREF}		2.5	—	—	V
Analog Input Voltage	V _{AIN}		V _{SS}	—	V _{AREF}	V
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = V _{AREF} = 4.5 V V _{SS} = 0.0 V	—	0.5	0.8	mA
Non linearity Error		V _{DD} = 2.7 to 4.5 V, V _{SS} = 0.0 V A _{VDD} = V _{AREF} = 2.7 V	—	—	±4	LSB
Zero Point Error			—	—	±4	
Full Scale Error			—	—	±4	
Total Error			—	—	±8	

(V_{SS} = 0.0 V, V_{DD} = 1.8 to 2.7 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V _{AREF}		V _{DD} -0.9	—	V _{DD}	V
Power Supply Voltage of Analog Control Circuit	A _{VDD}		V _{DD}			V
Analog Reference Voltage Range	ΔV _{AREF}		1.8	—	—	V
Analog Input Voltage	V _{AIN}		V _{SS}	—	V _{AREF}	V
Power Supply Current of Analog Reference Voltage	I _{REF}	V _{DD} = A _{VDD} = V _{AREF} = 2.7 V V _{SS} = 0.0 V	—	0.3	0.5	mA
Non linearity Error		V _{DD} = 1.8 to 2.7 V, V _{SS} = 0.0 V A _{VDD} = V _{AREF} = 1.8 V	—	—	±4	LSB
Zero Point Error			—	—	±4	
Full Scale Error			—	—	±4	
Total Error			—	—	±8	

Note 1: Total errors includes all errors, except quantization error.

Note 2: Conversion time is different in recommended value by power supply voltage.
About conversion time, please refer to "2.10.2 Register Framing".Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} - V_{SS}.

When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

A.C. Characteristics

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit	
Machine Cycle Time	tcy	NORMAL 1, 2 mode	0.25	-	4	μ s	
		IDLE 0, 1, 2 mode					
		SLOW 1, 2 mode	117.6	-	133.3		
		SLEEP 0, 1, 2 mode					
High Level Clock Pulse Width	twcH	For external clock operation (XIN input) fc = 16 MHz	-	31.25	-	ns	
Low Level Clock Pulse Width	twcL						
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input) fc = 32.768 kHz	-	15.26	-	μ s	
Low Level Clock Pulse Width	twcL						

(V_{SS} = 0 V, V_{DD} = 2.7 to 4.5 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit	
Machine Cycle Time	tcy	NORMAL 1, 2 mode	0.5	–	4	μ s	
		IDLE 0, 1, 2 mode					
		SLOW 1, 2 mode	117.6	–	133.3		
		SLEEP 0, 1, 2 mode					
High Level Clock Pulse Width	twcH	For external clock operation (XIN input) fc = 8 MHz	–	62.5	–	ns	
Low Level Clock Pulse Width	twcL						
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input) fc = 32.768 kHz	–	15.26	–	μ s	
Low Level Clock Pulse Width	twcL						

(V_{SS} = 0 V, V_{DD} = 1.8 to 2.7 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit	
Machine Cycle Time	tcy	NORMAL 1, 2 mode	0.95	-	4	μ s	
		IDLE 0, 1, 2 mode					
		SLOW 1, 2 mode	117.6	-	133.3		
		SLEEP 0, 1, 2 mode					
High Level Clock Pulse Width	twcH	For external clock operation (XIN input) fc = 4.2 MHz	-	119.05	-	ns	
Low Level Clock Pulse Width	twcL						
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input) fc = 32.768 kHz	-	15.26	-	μ s	
Low Level Clock Pulse Width	twcL						

Timer Counter 1 input (ECIN) Characteristics

(V_{SS} = 0 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Condition		Min	Typ.	Max	Unit
TC1 input (ECIN input)	t _{IC1}	Frequency measurement mode V _{DD} = 4.5 to 5.5 V	Single edge count	–	–	16	MHz
			Both edge count	–	–		
		Frequency measurement mode V _{DD} = 2.7 to 4.0 V	Single edge count	–	–	8	
			Both edge count	–	–		
		Frequency measurement mode V _{DD} = 1.8 to 2.7 V	Single edge count	–	–	4.2	
			Both edge count	–	–		

