

39.0 Electrical Characteristics

39.1 Absolute Maximum Ratings

Table 131. Absolute Maximum Ratings

Parameter	Value
Case Temperature under Bias	0°C to +85°C
Storage Temperature	-55°C to +150°C
Voltage on 5 V tolerant pins with respect to ground	-0.3 to $V_{CC5REF} + 0.3$
Voltage on 3.3 V pins with respect to ground	-0.3 to $V_{CC} + 0.3$
Supply Voltage with respect to V_{SS}	-0.3 to +3.6 V
(2.5 V CPU) Supply Voltage with respect to V_{SS}	-0.2 to +2.7 V
Maximum Power Dissipation	1.0 W

Warning: Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. These are stress ratings only. Operation beyond the “Operating Conditions” is not recommended and extended exposure beyond the “Operating Conditions” may affect device reliability.

39.2 Thermal Characteristics

The MTXC is designed for operation at case temperatures between 0°C and 85°C. The thermal resistances of the MTXC are provided in Table 132.

Table 132. MTXC Package Thermal Resistance

Parameter	Air Flow Meters/Second (Linear Feet per Minute)	
	0 (0)	1.0 (196.9)
θ_{ja} (°C/Watt)	34	26
θ_{jc} (°C/Watt)	8	

39.3 MTXC DC Characteristics

Table 133. MTXC DC Characteristics

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC}(\text{CPU}) = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{ C to }+85^\circ\text{ C}$)

Symbol	Parameter	Min	Max	Unit	Notes
V_{IL1}	Input Low Voltage	-0.3	0.8	V	Notes 1, 2, 3 $V_{CC} = 3.135\text{ V}$
V_{IL2}	Input Low Voltage	-0.3	0.7	V	Note 1 $V_{CC}(\text{CPU}) = 2.375\text{ V}$
V_{IH1}	Input High Voltage (3.3 V signals)	2.2	$V_{CC} + 0.3$	V	Notes 1, 2, 3 $V_{CC} = 3.6\text{ V}$
V_{IH2}	Input High Voltage (2.5 V signals)	1.7	$V_{CC} + 0.3$	V	Note 1 $V_{CC} = 2.7\text{ V}$
V_{IH3}	Input High Voltage (5 V signals)	2.2	$V_{REF} + 0.3$	V	Note 2 $V_{REF} = 5.25\text{ V}$
V_{OL1}	Output Low Voltage IOL = 1 mA (all signals except as noted below) IOL = 3 mA (Note 4) IOL = 6 mA (Note 5)		0.4	V	3.3 V signals (Note 7)
V_{OL2}	Output Low Voltage IOL = 100 μA IOL = 1 mA IOL = 2 mA		0.2 0.3 0.4	V	2.5 V Signals Note 1
V_{OH1}	Output High Voltage IOH = -1 mA (all signals except as noted below) IOH = -2 mA (Notes 4,5)	2.4		V	3.3 V signals (Note 7)
V_{OH2}	Output High Voltage IOH = -100 μA IOH = -1 mA IOH = -2 mA	2.1 1.9 1.7		V	2.5 V Signals Note 1
V_{T1}	Threshold Voltage (3.3 V Signals)	1.5	1.5	V	Note 8

NOTES:

1. These signals are CPU V_{CC} (3.3 V or 2.5 V):
2. A[31:3], BE[7:0]#, BRDY#, NA#, AHOLD, EADS#, HD[63:0], KEN#/INV, HLOCK#, M/IO#, D/C#, W/R#, ADS#, HITM#, CACHE#, SMIACT#, HCLKIN, $V_{CC}(\text{CPU})$
3. These signals are 3.3 V with 5.0 V tolerance:
4. TIO[7:0], AD[31:0], C/BE[3:0]#, PLOCK#, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, PAR, REQ[3:0]#, PCLKIN, PHLD#, MD[63:0], TESTIN#, PCLKIN, VREF, LOCK#, PHLDA#, CLKRUN#, RST#
5. These signals are 3.3 V:
6. KRQAK, TWE#, BWE#, GWE#, COE#, CCS#, CADS#, CADV#, CKEB, CKE, SCAS[A,B]#, MWE#, MWEB#, MA[11:0], CAS[7:0]# or DQM[7:0], RAS[5:0]# or CS[5:0]#, $V_{CC}(\text{SUS})$, V_{CC} , SUSTAT1#, SUSCLK, GNT[3:0]#
7. I_{OL} and I_{OH} apply to the following signals: AD[31:0], C/BE[3:0]#, PAR
8. I_{OL} and I_{OH} apply to the following signals: FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, LOCK#
9. I_{IL} applies to the following signals: HD[63:0], MD[63:0], KRQAK, TIO[7:0], A27. These signals have internal pulldown resistors.
10. All signals from note 1 when the CPU V_{CC} is 3.3 V; All signals from notes 2 and 3.
11. Threshold voltage for all delay and pulse width measurements.

Table 133. MTXC DC Characteristics

**Functional Operating Range ($V_{CC} = 3.13$ V to 3.6 V; $V_{CC(CPU)} = 2.37$ V to 2.62 V / 3.13 V to 3.6 V
 $V_{REF} = 5$ V $\pm 5\%$; $T_{CASE} = 0^\circ$ C to $+85^\circ$ C)**

Symbol	Parameter	Min	Max	Unit	Notes
V_{T2}	Threshold Voltage (2.5 V Signals)	1.25	1.25	V	Note 8
I_{IL1}	Input Leakage Current		± 10	μA	$0 V < V_{in} < V_{CC}$
I_{IL2}	Input Leakage Current		± 300	μA	Note 6 $0 V < V_{in} < V_{CC}$
C_{IN}	Input Capacitance		12	pF	$F_C = 1$ MHz
C_{OUT}	Output Capacitance		12	pF	$F_C = 1$ MHz
$C_{I/O}$	I/O Capacitance		12	pF	$F_C = 1$ MHz

NOTES:

1. These signals are CPU V_{CC} (3.3 V or 2.5 V):
2. A[31:3], BE[7:0]#, BRDY#, NA#, AHOLD, EADS#, HD[63:0], KEN#/INV, HLOCK#, M/I/O#, D/C#, W/R#, ADS#, HITM#, CACHE#, SMIACT#, HCLKIN, $V_{CC(CPU)}$
3. These signals are 3.3 V with 5.0 V tolerance:
4. TIO[7:0], AD[31:0], C/BE[3:0]#, PLOCK#, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, PAR, REQ[3:0]#, PCLKIN, PHLD#, MD[63:0], TESTIN#, PCLKIN, VREF, LOCK#, PHLDA#, CLKRUN#, RST#
5. These signals are 3.3 V:
6. KRQAK, TWE#, BWE#, GWE#, COE#, CCS#, CADS#, CADV#, CKEB, CKE, SCAS[A,B]#, MWE#, MWEB#, MA[11:0], CAS[7:0]# or DQM[7:0], RAS[5:0]# or CS[5:0]#, $V_{CC(SUS)}$, V_{CC} , SUSTAT1#, SUSCLK, GNT[3:0]#
7. I_{OL} and I_{OH} apply to the following signals: AD[31:0], C/BE[3:0]#, PAR
8. I_{OL} and I_{OH} apply to the following signals: FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, LOCK#
9. I_{IL} applies to the following signals: HD[63:0], MD[63:0], KRQAK, TIO[7:0], A27. These signals have internal pulldown resistors.
10. All signals from note 1 when the CPU V_{CC} is 3.3 V; All signals from notes 2 and 3.
11. Threshold voltage for all delay and pulse width measurements.

Table 134. MTXC Pin States in Various System Modes

MTXC Signals		Power Plane	Type	Buffer ¹	During Reset	After Reset	Max	Chip Standby	During POS	During STR
Host Interface	A[31:3]	V _{CC} (CPU)	I/O	3.3/2.5 V	Low ²	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrnd
	BE[7:0]#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	ADS#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	BRDY#	V _{CC} (CPU)	O	3.3/2.5 V	High	High	Toggling	High	High	Pwrnd
	NA#	V _{CC} (CPU)	O	3.3/2.5 V	High	High	Toggling	High	High	Pwrnd
	AHOLD	V _{CC} (CPU)	O	3.3/2.5 V	High	Low	Toggling	Low	Low	Pwrnd
	EADS#	V _{CC} (CPU)	O	3.3/2.5 V	High	High	Toggling	High	High	Pwrnd
	BOFF#	V _{CC} (CPU)	O	3.3/2.5 V	High	High	Toggling	High	High	Pwrnd
	HITM#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	W/R#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	HLOCK#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	CACHE#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	KEN#/INV	V _{CC} (CPU)	O	3.3/2.5 V	Low	Low	Toggling	Low	Low	Pwrnd
	SMIACT#	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Toggling	Input	Input	Pwrnd
	HD[63:0]	V _{CC} (CPU)	I/O	3.3/2.5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrnd
DRAM Interface	RAS[5:0]#/CS[5:0]#	V _{CC} (SUS)	O	3.3 V	Undef	High	Toggling	Toggling	Toggling	Toggling
	CAS[7:0]#/DQM[7:0]	V _{CC} (SUS)	O	3.3 V	Undef	Undef	Toggling	Toggling	Toggling	Toggling
	MA[11:0]	V _{CC}	O	3.3 V	Undef	Undef	Toggling	Low	Low	Pwrnd
	MWE# MWEB#	V _{CC} (SUS)	O	3.3 V	High	High	Toggling	High	High	High
	SRAS[A,B]#	V _{CC}	O	3.3 V	High	High	Toggling	Toggling	Low	Pwrnd
	SCAS[A,B]#	V _{CC}	O	3.3 V	High	High	Toggling	Toggling	Low	Pwrnd
	CKE	V _{CC} (SUS)	O	3.3 V	Undef	High	High	High	Low	Low
	CKEB	V _{CC}	O	3.3 V	Undef	High	High	High	Low	Pwrnd
	MD[63:0]	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrnd
L2 Cache Interface	CADV#	V _{CC}	O	3.3 V	High	High	Toggling	High	High	Pwrnd
	CADS#	V _{CC}	O	3.3 V	High	High	Toggling	High	High	Pwrnd
	CCS#	V _{CC}	O	3.3 V	Low	Low	Low	Low	Low	Pwrnd
	COE#	V _{CC}	O	3.3 V	High	High	Toggling	High	High	Pwrnd
	GWE#	V _{CC}	O	3.3 V	High	High	Toggling	High	High	Pwrnd
	BWE#	V _{CC}	O	3.3 V	High	High	Toggling	High	High	Pwrnd
	TIO[7:0]	V _{CC}	I/O	3.3 V	Low	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrnd
	TWE#	V _{CC}	O	3.3 V	Low	High	Toggling	High	High	Pwrnd
	KRQAK / CS4_64#	V _{CC}	I/O	3.3 V	Input	Input	Toggling	Input	Input	Pwrnd

NOTES:

1. 3.3/2.5 V indicates the buffer is 3.3 V or 2.5 V only, depending upon the V_{CC}(CPU) voltage. 3.3/5 V indicates that the output is 3.3 V, and input is 3.3 V with 5 V tolerance. 5 V indicates 3.3 V input with 5 V tolerance.

2. A[31:26] are inputs during Reset.

Table 134. MTXC Pin States in Various System Modes

MTXC Signals		Power Plane	Type	Buffer ¹	During Reset	After Reset	Max	Chip Standby	During POS	During STR
PCI Interface	AD[31:0]	V _{CC}	I/O	3.3/5 V	Low	Hi-Z	Toggling	Last	Last	Pwrndn
	C/BE[3:0]#	V _{CC}	I/O	3.3/5 V	Low	Hi-Z	Toggling	Last	Last	Pwrndn
	FRAME#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrndn
	DEVSEL#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrndn
	IRDY#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrndn
	TRDY#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrndn
	STOP#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrndn
	LOCK#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Toggling	Hi-Z	Hi-Z	Pwrndn
	REQ[3:0]#	V _{CC}	I	3.3/5 V	Input	Input	Input	Input	Input	Pwrndn
	GNT[3:0]#	V _{CC}	O	3.3 V	Hi-Z	High	Toggling	High	High	Pwrndn
	PHLD#	V _{CC}	I	3.3/5 V	Input	Input	Input	Input	Input	Pwrndn
	PHLDA#	V _{CC}	O	3.3 V	High	High	Toggling	High	High	Pwrndn
	PAR	V _{CC}	I/O	3.3/5 V	Low	Undef	Toggling	Undef	Undef	Pwrndn
	CLKRUN#	V _{CC}	I/O	3.3/5 V	Hi-Z	Hi-Z	Low	Low	High	Pwrndn
	RST#	V _{CC}	I	3.3/5 V	Input	Input	High	Input	Input	Pwrndn
Test / Clock Signals	TEST#	V _{CC}	I	3.3/5 V	Input	Input	Input	Input	Input	Pwrndn
	HCLKIN	V _{CC} (CPU)	I	3.3/2.5 V	Input	Input	Input	Input	Input	Pwrndn
	PCLKIN	V _{CC}	I	3.3/5 V	Input	Input	Input	Input	Input	Pwrndn
Power Management	SUSCLK	V _{CC} (SUS)	I	3.3 V	Input	Input	Input	Input	Input	Input
	SUSSTAT1#	V _{CC} (SUS)	I	3.3 V	Input	Input	Input	Input	Input	Input

NOTES:

1. 3.3/2.5 V indicates the buffer is 3.3 V or 2.5 V only, depending upon the V_{CC}(CPU) voltage. 3.3/5 V indicates that the output is 3.3 V, and input is 3.3 V with 5 V tolerance. 5 V indicates 3.3 V input with 5 V tolerance.

2. A[31:26] are inputs during Reset.

For the Standby State, the following assumptions are made:

- Host bus is idle
- PCI bus is idle
- DRAM bus is idle except for DRAM refresh cycles
- All external clocks are running: HCLK (66 MHz), PCLOCK (33 MHz), SUSCLK (32 KHz)
- Not in any suspend state
- No PCI activity

For the MAX state, the following assumptions are made:

- Host Bus cycle in progress
- PCI bus cycle in progress
- DRAM bus cycle in progress

39.4 MTXC AC Characteristics

All timings are in nanoseconds (ns) unless otherwise specified.

Table 135. Host Clock Timing: 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC}(\text{CPU}) = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{ C to }+85^\circ\text{ C}$)

Symbol	Parameter	66 MHz		Figures	Notes
		Min	Max		
t1	HCLKIN Period	15.0	20.0	100	
t1s	HCLKIN Period Stability		± 250		pS
t1H	HCLKIN High Time	5.5		100	
t1L	HCLKIN Low Time	5.5		100	
t1r	HCLKIN Rise Time		1.5	100	
t1f	HCLKIN Fall Time		1.5	100	

Table 136. CPU Interface Timing: 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC(\text{CPU})} = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{C to }+85^\circ\text{C}$)

Symbol	Parameter	66 MHz		Figures	Notes
		Min	Max		
t2	ADS# Setup Time to HCLKIN Rising	5.0		103	
t3	W/R# Setup Time to HCLKIN Rising	5.7		103	
t4	BE[7:0]# Setup Time to HCLKIN Rising	3.4		103	
t5	HITM# Setup Time to HCLKIN Rising	5.3		103	
t6	CACHE# Setup Time to HCLKIN Rising	5.0		103	
t7	M/IO# Setup Time to HCLKIN Rising	5.3		103	
t8	D/C# Setup Time to HCLKIN Rising	5.0		103	
t9	HLOCK#, SMIACT# Setup Time to HCLKIN Rising	4.0		103	
t11	ADS#, HITM#, W/R#, M/IO#, D/C#, BE[7:0]#, HLOCK#, CACHE#, SMIACT# Hold Time from HCLKIN Rising	1.0		103	
t12	A[31:0] Setup Time to HCLKIN Rising	3.5		103	
t13	A[31:0] Hold Time from HCLKIN Rising	1.0		103	
t14	A[31:0] Valid Delay from HCLKIN Rising	2.0	13.0	102	0 pF
t15	A[31:0] Output Enable From HCLKIN Rising	0.0	13.0	107	
t16	A[31:0] Float Delay from HCLKIN Rising	0.0	13.0		
t17	HD(63:0) Setup Time to HCLK Rising	3.75			
t18	HD(63:0) Hold Time from HCLK Rising	1.0			
t19	HD(63:0) Valid Delay from HCLK Rising	1.5	7.0		0 pF
t20	HD(63:0) Flow Through Delay from MD[63:0], 66 MHz, 5-2-2-2	1.5	6.0		0 pF
t21	BRDY# Valid Delay from HCLKIN Rising	1.5	8.0	102	0 pF
t22	NA# Valid Delay from HCLKIN Rising	1.5	8.0	102	0 pF
t23	AHOLD Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t24	BOFF# Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t25	EADS# Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t26	KEN#/INV Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF

Table 137. Second-Level Cache Timing: 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC}(\text{CPU}) = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{ C to }+85^\circ\text{ C}$)

Symbol	Parameter	66 MHz		Figures	Notes
		Min	Max		
t27	COE# Valid Delay from HCLKIN Rising	2.0	8.0	102	0 pF
t28	GWE# Valid Delay from HCLKIN Rising	2.0	9.5	102	0 pF
t29	BWE# Valid Delay from HCLKIN Rising	2.0	9.0	102	0 pF
t30	KRQAK Valid Delay from HCLKIN	1.5	7.0		0 pF
t31	KRQAK setup time to HCLKIN	2.8			
t32	KRQAK Hold Time from HCLKIN	1.0			
t33	TIO[7:0] Valid Delay from HCLKIN Rising	2.0	8.0	102	0 pF
t34	TIO[7:0] Setup time to HCLKIN Rising	2.2		103	
t35	TIO[7:0] Hold time to HCLKIN Rising	2.0		103	
t36	CCS# Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t37	CADS# Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t38	CADV# Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t39	TWE# Valid Delay	2.0	9.0	102	0 pF

Table 138. EDO/FPM DRAM Interface Timing; 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC}(\text{CPU}) = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{ C to }+85^\circ\text{ C}$)

Symbol	Parameter	66 MHz		Fig.	Notes
		Min	Max		
t40	RAS[5:0]# Valid Delay from HCLK Rising	1.5	7.0	102	0 pF
t41	CAS[7:0]# Valid Delay from HCLKIN Rising	1.5	6.0	102	0 pF
t42	MWE#, MWEB# Valid Delay From HCLKIN Rising	1.5	19.0	102	0 pF
t43	MA[13:0] Flow Through Delay from HA (read col addr)	2.0	8.0		0 pF
t44	MA[13:0] Valid Delay from HCLK Rising (read row addr)	2.0	9.0		0 pF
t45	MA[11:0] Valid Delay from HCLK Rising (read col addr burst cycles)	2.0	6.5		0 pF (Also applies when CKE pins are used as copies of MA[1:0])
t46	MA[1:0] Valid Delay from HCLK Rising (Write Row and Col Addr)	2.0	10.0		0 pF
t48	MD[63:0] set up to HCLK Rising	1.1			
t49	MD[63:0] hold time from HCLK Rising	4.0			

Table 138. EDO/FPM DRAM Interface Timing; 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC}(\text{CPU}) = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{C to }+85^\circ\text{C}$)

Symbol	Parameter	66 MHz		Fig.	Notes
		Min	Max		
t50	MD[63:0] Valid delay from HCLK Rising	2.0	8.0		0 pF
SDRAM Interface Timing					
t51	SRAS[B:A]# Valid Delay from HCLKIN Rising (two clock path)	5.0	19.0		0 pF
t52	SCAS[B:A]# Valid Delay from HCLKIN Rising (two clock path)	5.0	19.0		0 pF
t56	MWE#,MWEB# Valid delay from HCLKIN Rising (Two Clock Path)	5.0	19.0	102	0 pF
t57	CKE, CKEB Valid Delay from HCLKIN Rising	1.5	6.0		0 pF
t58	CS[5:0]# Valid Delay from HCLKIN Rising	1.5	7.0	102	0 pF
t59	DQM[7:0] Valid Delay from HCLKIN Rising	1.5	6.0	102	0 pF
t60	MA[11:0] Valid Delay from HCLKIN Rising	2.0	16.0	102	0 pF
t61	MD[63:0] set up to HCLK Rising	3.5			0 pF
t62	MD[63:0] hold time from HCLK Rising	1.0			0 pF
t62a	MD[63:0] Valid Delay from HCLK Rising	2.0	8.0		0 pF

Table 139. PCI Clock Timing; 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC}(\text{CPU}) = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{C to }+85^\circ\text{C}$)

Symbol	Parameter	66 MHz		Figure	Notes
		Min	Max		
PM and TEST Timing					
t63	SUSSTAT1# Setup Time	7			
t64	SUSSTAT1# Hold Time	2			
t64s	SUSCLK	Async			
t64t	TESTIN#	Async			
PCI Clocks					
t65	PCLKIN High Time	12.0		100	
t66	PCLKIN Low Time	12.0		100	
t66r	PCLKIN Rise Time		3.0	100	
t66f	PCLKIN Fall Time		3.0	100	

Table 140. PCI Interface Timing; 66 MHz (MTXC)

Functional Operating Range ($V_{CC} = 3.13\text{ V to }3.6\text{ V}$; $V_{CC(\text{CPU})} = 2.37\text{ V to }2.62\text{ V / }3.13\text{ V to }3.6\text{ V}$;
 $V_{REF} = 5\text{ V} \pm 5\%$; $T_{CASE} = 0^\circ\text{C to }+85^\circ\text{C}$)

Symbol	Parameter	66 MHz		Figures	Notes
		Min	Max		
t67	AD[31:0] Valid Delay	2	11	102	
t68	AD[31:0] Setup Time	7		103	
t63	AD[31:0] Hold Time from PCLKIN	0		103	
t70	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, LOCK#, PAR, DEVSEL# Valid Delay from PCLKIN Rising	2.0	11.0	102	
t71	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, LOCK#, PAR, DEVSEL# Output Enable Delay from PCLKIN Rising	2.0	11.0	107	
t72	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, LOCK#, PAR, DEVSEL# Float Delay from PCLKIN Rising	2.0	11.0	104	
t73	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, LOCK#, PAR, DEVSEL# Setup Time to PCLKIN Rising	7.0		103	
t74	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, LOCK#, PAR, DEVSEL# Hold Time from PCLKIN Rising	0.0		103	
t75	PHLDA# Valid Delay from PCLKIN Rising	2	9.0	102	
t76	GNT[3:0] # Valid Delay from PCLKIN Rising	2	9.0		
t77	REQx#, PHLD# Setup Time from PCLKIN Rising	12.0			
t78	REQx#, PHLD# Hold Time from PCLKIN Rising	0.0			
t79	RST# Low Pulse Width	1 ms		106	
t80	CLKRUN#	Async			