



# 27-LINE LVD ONLY SCSI TERMINATOR FOR SPI-5 AND BEYOND


## FEATURES

- Meets Ultra2 (SPI-2 LVD SCSI), Ultra3, Ultra160 (SPI-3), Ultra320 (SPI-4), and Ultra640 (SPI-5) Standards and Considers Options Through SPI-10
- 2.7-V to 5.25-V Termpwr Operation
- Differential Fail-Safe Bias
- I<sup>2</sup>C Bus Adjustable Impedance and Differential Bias Current
- 80-Pin Low Profile QFP

## DESCRIPTION

The UCC5696 is a 27-line LVD only SCSI programmable terminator. The nominal settings on power up are compliant to SPI-2 through SPI-4. The programmable settings are used for SPI-5 and beyond. The UCC5696 uses the I<sup>2</sup>C to program the differential impedance and the differential bias current. The differential impedance is programmed in 5- $\Omega$  increments from 55  $\Omega$  to 135  $\Omega$  using 4 bits (16 steps). The differential bias current is programmed in 50  $\mu$ A from 0.7 mA to 1.45 mA using 4 bits (16 steps). The UCC5696 has the SPI-3 mode change delay, the typical value is 200 ms.

## APPLICATION DIAGRAM



UDG-01093



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


**PRODUCTION DATA** information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

## DESCRIPTION (CONTINUED)

The UCC5696 can not be used for single-ended or HVD SCSI, the termination lines will open when it detects either single-ended or HVD devices on the SCSI bus.

## ORDERING INFORMATION

PN PACKAGE  
(TOP VIEW)



## AVAILABLE OPTIONS

T <sub>A</sub>	Disconnect Status	Packaged Devices
		LQFP
0°C to 70°C	Regular	UCC5696PN

† LQFP (PN) package is available taped and reeled. Add R suffix to device type (e.g. UCC5696PNR) to order quantities of 1000 devices per reel.

**ABSOLUTE MAXIMUM RATINGS**over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Parameter	UCC5696	UNIT
TERMPWR voltage	6	V
Signal line voltage	0 to 6	V
Package power dissipation	1	W
Operating junction temperature, $T_J$	-55 to 150	°C
Storage temperature, $T_{STG}$	-65 to 150	°C
Lead temperature (soldering, 10 sec.), $T_{SOL}$	300	°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltage are with respect to ground. Currents are positive into, negative out of the specified terminal.

**RECOMMENDED OPERATING CONDITIONS**

TERMPWR voltage ..... 2.7 V to 5.25 V

**ELECTRICAL CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , TERMPWR = 2.7 V to 5.25 V, (unless otherwise specified, the measurements are specified at the default impedance and bias current)

**TERMPWR supply current**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
TERMPWR supply current	(No load)			65	mA
	Disabled terminator			2.5	
TERMPWR voltage		2.7		5.25	V

**regulator**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
1.25-V regulator	LVD mode, $0.5 \text{ V} \leq V_{CM} \leq 2.0 \text{ V}$ , all lines loaded	1.15	1.25	1.35	V
1.3-V regulator	Differential sense, $-5 \text{ mA} \leq I_{DIFSENSE} \leq 50 \mu\text{A}$	1.2	1.3	1.4	V
1.25-V regulator source current	LVD mode, $V_{REG} = 0 \text{ V}$	-250	-300		mA
1.25-V regulator sink current	LVD mode, $V_{REG} = 3.3 \text{ V}$	250	300		mA
1.3-V regulator source current	Differential sense, $V_{DIFSENSE} = 0 \text{ V}$	-5		-15	mA
1.3-V regulator sink current	Differential sense, $V_{DIFSENSE} = 2.75 \text{ V}$	50	200		$\mu\text{A}$

NOTES: 1. At powerup or after the device comes out of disconnect mode.  
 2. For SPI2-4  
 3. Ensured by design and engineering test, but not production tested.  
 4. Current is the absolute value of current as some addresses are pulled high, while others are pulled low.

**ELECTRICAL CHARACTERISTICS**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $\text{TERMPWR} = 2.7\text{ V}$  to  $5.25\text{ V}$ , (unless otherwise specified, the measurements are specified at the default impedance and bias current)

**differential termination (default)**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Differential impedance	Default, See Note 1	100	105	110	$\Omega$
Differential impedance steps	Steps 5, 10, 20, 40 $\Omega$ , 14% overall accuracy	55	55	130	$\Omega$
	55 $\Omega$	47.5	55	62.5	
	130 $\Omega$	112	130	147	
	The difference between all lines at any step			10	
Common mode impedance	Default, See Note 1	100	300		$\Omega$
	Over the impedance adjustment range	75	400		
Differential bias voltage	Default I <sup>2</sup> C settings, See Note 2	100	125		mV
Differential bias current	Default, See Note 1	1	1.1		mA
	Steps 0.05, 0.1, 0.2, 0.4 mA, 14% overall accuracy	0.70	1.45		
	0.7 mA	0.6	0.7	0.8	
	1.45 mA	1.25	1.45	1.65	
Output leakage	Disabled, $\text{TERMPWR} 0\text{ V} < 5.25\text{ V}$			400	nA
Output capacitance	Single ended measurement to ground, See Note 3			3	pF

**disconnect & diff sense input**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
DISCNT threshold		0.8	2.0		V
Input current DISCNT		10	30		$\mu\text{A}$
Input current, ICBC, ICBD		-1	1		$\mu\text{A}$
Input current, ICAD0-6	See Note 4	10	30		$\mu\text{A}$
Input current DIFF B	$0\text{ V} \leq V_{\text{DIFFB}} \leq 2.75\text{ V}$	-1	1		$\mu\text{A}$
DIFF B single ended to LVD threshold		0.5	0.7		V
DIFF B LVD to HPD threshold		1.9	2.4		V

**time delay/filter**

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Mode change delay	See Note 2	100	190	300	ms

**status line output characteristics**


PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Source current	$V_{\text{LOAD}} = 2.4\text{ V}$	-4	-6		mA
Sink current	$V_{\text{LOAD}} = 0.4\text{ V}$	2	5		mA

NOTES: 1. At powerup or after the device comes out of disconnect mode.  
 2. For SPI2-4  
 3. Ensured by design and engineering test, but not production tested.  
 4. Current is the absolute value of current as some addresses are pulled high, while others are pulled low.

## Terminal Functions

TERMINAL			FUNCTION
NO.	NAME	I/O	
1	DIFF SENSE	O	The SCSI bus DIFF SENSE line detects what types of devices are connected to the SCSI bus.
2	DISCNT	I	The disconnect pin shuts down the terminator when it is not at the end of the bus. The disconnect pin low enables the terminator.
3	DIFF B	I	Senses the bus mode, a 50-Hz filter is required, 0.1 $\mu$ F to ground and 20 k $\Omega$ to the SCSI bus DIFF SENSE line with internal SPI-3 100-ms to 300-ms delay.
4	HVD	O	A high-voltage differential voltage level has been detected on the DIFF B pin. HVD pin high indicates that the terminator is in high impedance mode.
5	ICBD	I/O	I <sup>2</sup> C bus data. Serial control for impedance and bias current adjustments.
6	ICBC	I	I <sup>2</sup> C bus clock.
7	ICAD0–6	I	I <sup>2</sup> C address.
8	Line n–	O	Negative line for differential applications of the SCSI bus.
9	Line n+	O	Positive line for differential applications of the SCSI bus.
10	LVD	O	A low-voltage differential voltage level has been detected on the DIFF B pin. LVD pin high indicates that the terminator is in LVD mode.
11	PVDD	I	Power supply for the regulator. PVDD should be tied to TERMPWR pin.
13	REG	O	Regulator bypass pin must be bypassed to ground with a 4.7- $\mu$ F low ESR capacitor.
12	SE	O	A single ended voltage level has been detected on the DIFF B Pin. SE pin high indicates that the terminator is in high impedance mode.
13	TERMPWR	I	V <sub>IN</sub> 2.7-V to 5.25-V supply. TERMPWR should be bypassed to ground with a 4.7- $\mu$ F low ESR capacitor.

## block diagram



---

## APPLICATION INFORMATION

The DIFF SENSE line is driven by the terminator and monitored by the terminator DIFF B input pin. DIFF B has a digital filter and a 100-ms to 300-ms delay before the mode of the terminator is changed to reflect the new DIFF B input level. A set of comparators that allow for ground shifts determines the bus status as follows: any DIFF SENSE signal below 0.5 V is single ended, between 0.7 V and 1.9 V is LVD SCSI, and above 2.4 V is HVD SCSI.

The UCC5696 is high-impedance in SE and HVD SCSI bus modes.

Layout is very critical for Ultra320 and Ultra640 systems. Multilayer boards need to adhere to the impedance 120- $\Omega$  standard, including connectors and feed-throughs. This is normally done on the outer layers with 4-mil etch and 4-mil spacing between the runs within a pair, and a minimum of 8-mil spacing to the next pair. The spacing between the pairs reduces potential cross-talk. Beware of feed-throughs and through-hole connectors, each of which adds a lot of capacitance. The standard power and ground plane spacing yields about 1 pF to each plane; each feed-through adds about 2.5 pF to 3.5 pF. Enlarging the clearance holes on both power and ground planes can reduce the capacitance, and opening up the power and ground planes under the connector can reduce the capacitance for through hole connector applications. Microstrip technology is normally too low of impedance and should not be used. It is designed for 50- $\Omega$  not 120- $\Omega$  differential systems.

Capacitance balance is critical for Ultra640 and beyond; the balance capacitance is 0.5 pF per line while the balance between pairs is 2 pF. The components are designed with very tight balance, typically 0.1 pF between pins in a pair and 0.3 pF between pairs. Layout balance is critical, feed-throughs and etch length must be balanced, and preferably no feed-throughs would be used. Capacitance for devices should be measured in the typical application. Materials and components above and below the circuit board effect the capacitance.

The differential impedance is adjustable to match the impedance of the backplane or cable system, adjusting for the loading change when drives are added. The high frequency roll off of the system can reduce the size of the single bit transition to less than the size of the reflected wave on a heavily loaded system. Adjusting the terminator to match the impedance of the system, which changes as drives are added, minimizes the reflection from the terminator. Ultra640 SCSI and future generations must have each segment of the bus adjusted to reduce errors, SCSI domain validation (SDV) defines the margining of the segments.

In 3.3-V Termpwr systems, the UCC3912 or UCC3918 should be used to replace the diode and fuse function. This reduces the voltage drop, allowing for the cable voltage drop for the terminators on the far end of the cable. 3.3-V battery systems have a 10% tolerance, the UCC3912 or UCC3918 has less than 150-mV drop under load, allowing for 150 mV-drop in the cable system. All Texas Instrument LVD and multimode terminators are designed for 3.3-V systems, operating down to 2.7 V.

In 5-V Termpwr systems the UCC3916, UCC3912 or UCC3918 can be used to replace the diode and fuse function. These reduce the voltage drop and protect the systems better than the diode and fuse or polyfuse.

## APPLICATION INFORMATION

### I<sup>2</sup>C interface

The 2 wire serial interface is used to access the terminator and to independently adjust both the differential impedance and the differential bias current. This interface consists of one clock line, SCL, and one serial data line, SDA.

The access cycle consists of the following and is shown in Figure 2:

1. A start condition
2. A slave address cycle
3. A data cycle
4. A stop condition



**Figure 1. I<sup>2</sup>C Start and Stop Condition**

The start and stop conditions are shown in Figure 1. The high-to-low transition of SDA while SCL is high defines the start condition. The low-to-high transition of SDA while SCL is high, defines the stop condition. The start and stop conditions are initiated by the master device.

Each cycle, data or address, consists of 8 bits of serial data followed by one acknowledge bit generated by the receiving device. During the acknowledge clock pulse (the ninth clock) the transmitting device must release the SDA line. The receiving device then pulls down the SDA line so that it remains stable LOW during the HIGH period of the acknowledge clock pulse.

### slave address

The slave address of the UCC5696 terminator has 8 bits consisting of 7 bits of address along with 1 bit, the LSB, reserved for the read/write information (1 for read and 0 for write). The 7-bit address is fully programmable.


## APPLICATION INFORMATION

## write/read

The UCC5696 operates using only a single byte transfer (a byte of address followed by a second byte for data).


Following a start condition and an address byte, the UCC5696 responds with an acknowledge by pulling the SDA line low during the ninth clock cycle, if it is the terminator's address.

In a write cycle, after receiving a data byte, the UCC5696 pulls the SDA low for one clock cycle. A stop condition is initiated by the transmitting device after the acknowledge clock pulse. See Figure 2 for an example of a write cycle.



**Figure 2. Write Cycle**

In a read cycle, following the initial acknowledge for address, the UCC5696 becomes a transmitting device and the master device becomes the receiver. At the end of the data byte, the not acknowledge, A, condition is initiated by the master by keeping the SDA signal high before it asserts the stop condition. See Figure 3 for an example of a read cycle.



**Figure 3. Read Cycle**

## data

Bit 7 (MSB) to bit 4 of the data byte are used to control the differential bias current. Bit 3 to bit 0 are used to control the differential impedance. At powerup both differential bias current and differential impedance are set to 1.05 mA and 105  $\Omega$ , respectively. Reference Table 1 and 2 for other current and impedance settings. All these values are nominal.

**APPLICATION INFORMATION****Table 1. Differential Bias Current Settings True**

DIFFERENTIAL I <sub>BIAS</sub> (mA)	BIT7 (MSB)	BIT6	BIT5	BIT4
0.70	0	0	0	0
0.75	0	0	0	1
0.80	0	0	1	0
0.85	0	0	1	1
0.90	0	1	0	0
0.95	0	1	0	1
1.00	0	1	1	0
1.05 (See Note)	0	1	1	1
1.10	1	0	0	0
1.15	1	0	0	1
1.20	1	0	1	0
1.25	1	0	1	1
1.30	1	1	0	0
1.35	1	1	0	1
1.40	1	1	1	0
1.45	1	1	1	1

NOTE: Default settings

**Table 2. Differential Impedance Settings True**

DIFFERENTIAL IMP (Ω)	BIT3	BIT2	BIT1	BIT0
55	0	0	0	0
60	0	0	0	1
65	0	0	1	0
70	0	0	1	1
75	0	1	0	0
80	0	1	0	1
85	0	1	1	0
90	0	1	1	1
95	1	0	0	0
100	1	0	0	1
105 (See Note)	1	0	1	0
110	1	0	1	1
115	1	1	0	0
120	1	1	0	1
125	1	1	1	0
130	1	1	1	1

NOTE: Default settings

## APPLICATION INFORMATION

Table 3. Characteristics of the SDA and SCL I/O Stages for Standard/Fast-Mode

PARAMETER	SYMBOL	STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
Termpwr voltage	$V_{DD}$	2.7	5.25	2.7	5.25	V
Low-level input voltage	$V_{IL}$	-0.5	$0.3*V_{DD}$	-0.5	$0.3*V_{DD}$	V
High-level input voltage	$V_{IH}$	$0.7*V_{DD}$		$0.7*V_{DD}$		V
Hyst of schmitt-trigger input	$V_{HYS}$	N/A	N/A	0.15		V
Low-level input at 3-mA sink	$V_{OL}$	0	0.4	0	0.4	V
Pulse width of spikes which must be suppressed by input filter	$t_{SP}$	N/A	N/A	0	50	ns

Table 4. Timing Characteristics for I<sup>2</sup>C Interface

PARAMETER	SYMBOL	STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
Clock frequency, SCL	$f_{SCL}$	0	100	0	400	kHz
Pulse duration, SCL high	$t_{W(H)}$	4	–	0.6	–	$\mu s$
Pulse duration, SCL low	$t_{W(L)}$	4.7	–	1.3	–	$\mu s$
Rise time, SCL to SDA	$t_r$	–	1000	–	300	ns
Fall time, SCL to SDA	$t_f$	–	300	–	300	ns
setup time, SDA to SCL	$t_{SU1}$	250	–	100	–	ns
Hold time, SCL to SDA	$t_{h1}$	0.30	3.45	0.30	0.90	$\mu s$
Bus free time between stop and start condition	$t_{buf}$	4.7	–	1.3	–	$\mu s$
Setup time, SCL to start condition	$t_{SU2}$	4.7	–	0.6	–	$\mu s$
Hold time, start condition to SCL	$t_{h2}$	4	–	0.6	–	$\mu s$
Setup time, SCL to stop condition	$t_{SU2}$	4	–	0.6	–	$\mu s$




Figure 4. SCL and SDA

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

**Mailing Address:**

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265