


SERIAL-INTERFACE REAL TIME CLOCK MODULE WITH SRAM

RTC-4553

Product number (please refer to page 2)

Q4145535xxxxx00

- Built-in crystal unit allows adjustment-free efficient operation.
- Automatic calendar function (year, month, day, day of the week, hour, minute, second).
- Automatic leap year correction.
- Built-in 30 x 4-bit S-RAM.
- Reference pulse output. (1024 Hz, 1/10 Hz)



The details are mentioned in the application manual.

<http://www.epsondevice.com>

■ Specifications (characteristics)

■ Absolute Max. rating

Item	Symbol	Condition	Min.	Max.	Unit
Supply voltage	V_{DD}	$V_{DD}-GND$		+6.0	
Input voltage	V_{IN}	$S_{IN}, SCK, WR, CS_0, CS_1$	-0.3	$V_{DD}+0.3$	V
Output voltage	V_{OUT}	$S_{OUT}, T_{P_{OUT}}$			
Storage temperature	T_{STG}	Stored as bare product after unpacking	-55	+125	°C

■ Operating range

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Power voltage	V_{DD}	—	2.7	5.0	5.5	V
Clock voltage	V_{CLK}	—	2.0	—	5.5	V
Operating temperature	T_{OPR}	No condensation	-30	—	+70	°C


■ Frequency characteristics

Item	Symbol	Condition		Range	Unit
Frequency tolerance	$\Delta f/f_0$	$T_a=+25\text{ }^{\circ}\text{C}$, $V_{DD}=5\text{ V}$	AA	5±5	$\times 10^{-6}$
			A	5±10	
			B	5±20	
Oscillation start-up time	T_{sta}	$T_a=+25\text{ }^{\circ}\text{C}$		3.0 Max.	s
Frequency temperature characteristics	T_{op}	$T_a=-10\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$, $V_{DD}=5\text{ V}$ Reference at $+25\text{ }^{\circ}\text{C}$		+10 -120	$\times 10^{-6}$
Frequency voltage characteristics	f/v	$T_a=\text{Fix}$, $V_{DD}=2\text{ V}$ to 5.5 V Reference at 5 V		±5	
Aging	f_a	$T_a=+25\text{ }^{\circ}\text{C}$, $V_{DD}=5\text{ V}$, first year			$\times 10^{-9}/\text{year}$

■ DC characteristics (GND=0 V, $V_{DD}=5\text{ V} \pm 10\%$, $T_a = -30\text{ }^\circ\text{C}$ to $+70\text{ }^\circ\text{C}$)


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Current consumption	I_{DD1}	$SCK = 500\text{ kHz}$	—	—	100	μA
	I_{DD2}	$SCK = 0\text{ Hz}$	—	1.0	3.0	
Output voltage	V_{OH}	$I_{OH} = -400\text{ }\mu\text{A}$	$V_{DD}-0.4$	—	—	V
	V_{OL}	$I_{OL} = 1.6\text{ mA}$	—	—	0.4	
Off leak current	I_{OZH}	$V_{OUT} = 5.5\text{ V}$	-2.0	—	2.0	μA
	I_{OZL}	$V_{OUT} = 0\text{ V}$	—	—	—	
Input voltage	V_{IH}	—	$4/5 V_{DD}$	—	—	V
	V_{IL}	—	—	—	$1/5 V_{DD}$	
Input current	I_{IH}	$V_{IN} = 5.5\text{ V}$	-2.0	—	2.0	μA
	I_{IL}	$V_{IN} = 0\text{ V}$	—	—	—	

■ Terminal connection



■ External dimensions

(Unit: mm)



Register table

Address					MODE 0						MODE 1				MODE 2			
					Register symbol	Counter control register					User RAM Domain 1				User RAM Domain 2			
						D ₃	D ₂	D ₁	D ₀	Register name	D ₃	D ₂	D ₁	D ₀	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	S ₁	S ₈	S ₄	S ₂	S ₁	1-second digit register	RA ₃	RA ₂	RA ₁	RA ₀	RA ₆₃	RA ₆₂	RA ₆₁	RA ₆₀
1	0	0	0	1	S ₁₀	0	S ₄₀	S ₂₀	S ₁₀	10-second digit register	RA ₇	RA ₆	RA ₅	RA ₄	RA ₆₇	RA ₆₆	RA ₆₅	RA ₆₄
2	0	0	1	0	MI ₁	mi ₈	mi ₄	mi ₂	mi ₁	1-minute digit register	RA ₁₁	RA ₁₀	RA ₉	RA ₈	RA ₇₁	RA ₇₀	RA ₆₉	RA ₆₈
3	0	0	1	1	MI ₁₀	0	mi ₄₀	mi ₂₀	mi ₁₀	10-minute digit register	RA ₁₅	RA ₁₄	RA ₁₃	RA ₁₂	RA ₇₅	RA ₇₄	RA ₇₃	RA ₇₂
4	0	1	0	0	H ₁	h ₈	h ₄	h ₂	h ₁	1-hour digit register	RA ₁₉	RA ₁₈	RA ₁₇	RA ₁₆	RA ₇₉	RA ₇₈	RA ₇₇	RA ₇₆
5	0	1	0	1	H ₁₀	PM/AM	0	h ₂₀	h ₁₀	10-hour digit register	RA ₂₃	RA ₂₂	RA ₂₁	RA ₂₀	RA ₈₃	RA ₈₂	RA ₈₁	RA ₈₀
6	0	1	1	0	W	0	w ₄	w ₂	w ₁	Day of the week digit register	RA ₂₇	RA ₂₆	RA ₂₅	RA ₂₄	RA ₈₇	RA ₈₆	RA ₈₅	RA ₈₄
7	0	1	1	1	D ₁	d ₈	d ₄	d ₂	d ₁	1-day digit register	RA ₃₁	RA ₃₀	RA ₂₉	RA ₂₈	RA ₉₁	RA ₉₀	RA ₈₉	RA ₈₈
8	1	0	0	0	D ₁₀	0	0	d ₂₀	d ₁₀	10-day digit register	RA ₃₅	RA ₃₄	RA ₃₃	RA ₃₂	RA ₉₅	RA ₉₄	RA ₉₃	RA ₉₂
9	1	0	0	1	MO ₁	mo ₈	mo ₄	mo ₂	mo ₁	1-month digit register	RA ₃₉	RA ₃₈	RA ₃₇	RA ₃₆	RA ₉₉	RA ₉₈	RA ₉₇	RA ₉₆
A	1	0	1	0	MO ₁₀	0	0	0	mo ₁₀	10-month digit register	RA ₄₃	RA ₄₂	RA ₄₁	RA ₄₀	RA ₁₀₃	RA ₁₀₂	RA ₁₀₁	RA ₁₀₀
B	1	0	1	1	Y ₁	y ₈	y ₄	y ₂	y ₁	1-year digit register	RA ₄₇	RA ₄₆	RA ₄₅	RA ₄₄	RA ₁₀₇	RA ₁₀₆	RA ₁₀₅	RA ₁₀₄
C	1	1	0	0	Y ₁₀	y ₈₀	y ₄₀	y ₂₀	y ₁₀	10-year digit register	RA ₅₁	RA ₅₀	RA ₄₉	RA ₄₈	RA ₁₁₁	RA ₁₁₀	RA ₁₀₉	RA ₁₀₈
D	1	1	0	1	C ₁	TPS	30ADJ	CNTR	24/12	Control register 1	RA ₅₅	RA ₅₄	RA ₅₃	RA ₅₂	RA ₁₁₅	RA ₁₁₄	RA ₁₁₃	RA ₁₁₂
E	1	1	1	0	C ₂	BUSY	PONC	—	*	Control register 2	RA ₅₉	RA ₅₈	RA ₅₇	RA ₅₆	RA ₁₁₉	RA ₁₁₈	RA ₁₁₇	RA ₁₁₆
F	1	1	1	1	C ₃	SYSR	TEST	MS ₁	MS ₀	Control register 3	Same as MODE 0				Same as MODE 0			


Note: * TEST bit should be "0".

AC characteristics

(Ta=-30 °C to +70 °C, VDD=5 V±10 %, GND=0 V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
SCK input frequency	f _{CLK}	—	—	—	500	kHz
SCK "L" time	t _{WCKL}	—	—	—	—	—
SCK "H" time	t _{WCKH}	—	1.0	—	—	—
SCK pause time	t _{PS}	—	—	—	—	—
CS ₀ setup time	t _{SCS}	—	0	—	—	μs
CS ₀ hold time	t _{HCS}	—	0.5	—	—	μs
S _{IN} data setup time	t _{SD}	—	0.2	—	—	—
S _{IN} data Hold time	t _{HD}	—	—	—	—	—
WR setup time	t _{SWR}	—	1.0	—	—	—
WR hold time	t _{HWR}	—	0.5	—	—	—
S _{OUT} delay time	t _{DSO}	—	—	150	500	ns
CS ₀ and CS ₁ enable to S _{OUT} output	t _{DSZ1}	CL=100 pF	—	—	—	ns
CS ₀ disable to S _{OUT} high Z	t _{DSZ2}	—	—	—	—	ns
CS ₁ enable to S _{OUT} output	t _{DPZ1}	—	—	—	100	ns
CS ₁ enable to S _{OUT} high Z	t _{DPZ2}	—	—	—	—	ns

Block diagram



Timing chart

