

# DATA SHEET

**P82B96**

Dual bi-directional bus buffer

Product data  
Supersedes data of 2001 Mar 06

2003 Feb 20

# Dual bi-directional bus buffer

**P82B96**

## FEATURES

- Dual Interface handles both SCL and SDA signals
- Bi-directional data transfer
- Splits I<sup>2</sup>C signal into forward/reverse Tx, Ty, Rx and Ry signals
- Low power supply current
- Wide supply voltage range (I<sup>2</sup>C logic levels at Sx Sy independent of IC supply voltage)
- Inhibits data transfer (releases bus) if supply fails.
- Supports 100 kHz clock speed on short busses
- System speeds to 400 kHz where delays permit
- EDS protection exceeds 3500 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up free by design

## TYPICAL INTERFACES

- Provides interface between I<sup>2</sup>C busses operating at different logic levels (e.g., 5 V and 3 V)
- Provides interface between I<sup>2</sup>C and SMB (350  $\mu$ A) bus standard.
- Simple conversion of I<sup>2</sup>C SDA or SCL signals to multi-drop differential bus hardware, e.g., via compatible PCA82C250.
- Interfaces with Opto-couplers to provide Opto isolation between I<sup>2</sup>C bus nodes.

## DESCRIPTION


The P82B96 is a bipolar IC which creates a non-latching, bi-directional, logic interface between the normal I<sup>2</sup>C bus and a range of other bus configurations. It can interface I<sup>2</sup>C bus logic signals to similar busses having different voltage and current levels.

For example it can interface to the 350  $\mu$ A SMB bus, to 3.3 V logic devices, and to 15 V levels and/or low impedance lines to improve noise immunity on longer bus lengths.

It achieves this interface without any restrictions on the normal I<sup>2</sup>C protocols or 100 kHz clock speed. The IC adds minimal loading to the I<sup>2</sup>C node, and loadings of the new bus or remote I<sup>2</sup>C nodes are not transmitted or transformed to the local node. Restrictions on the number of I<sup>2</sup>C devices in a system, or the physical separation between them, are virtually eliminated. Transmitting SDA/SCL signals via balanced transmission lines (twisted pairs) or with galvanic isolation (opto-coupling) is simple because separate directional Tx and Rx signals are provided. The Tx and Rx signals may be directly connected, without causing latching, to provide an alternative bi-directional signal line with I<sup>2</sup>C properties.

## PIN CONFIGURATIONS

### 8-pin dual in-line or SO



## PINNING

| SYMBOL          | PIN | DESCRIPTION                       |
|-----------------|-----|-----------------------------------|
| Sx              | 1   | I <sup>2</sup> C Bus (SDA or SCL) |
| Rx              | 2   | Receive signal                    |
| Tx              | 3   | Transmit signal                   |
| GND             | 4   | Negative Supply                   |
| Ty              | 5   | Transmit signal                   |
| Ry              | 6   | Receive signal                    |
| Sy              | 7   | I <sup>2</sup> C Bus (SDA or SCL) |
| V <sub>CC</sub> | 8   | Positive supply                   |


## ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |   |         |
|-------------|---------|---|---------|
|             | NAME    | DESCRIPTION   | VERSION |
| P82B96PN    | DIP8    | plastic dual in-line package; 8 leads (300 mil)           | SOT97-1 |
| P82B96TD    | SO8     | plastic small outline package; 8 leads; body width 3.9 mm | SOT96-1 |

## Dual bi-directional bus buffer

P82B96

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

The P82B96 has two identical buffers allowing buffering of both of the I<sup>2</sup>C (SDA and SCL) signals. Each buffer is made up of two logic signal paths, a forward path from the I<sup>2</sup>C interface pin which drives the buffered bus, and a reverse signal path from the buffered bus input to drive the I<sup>2</sup>C bus interface.

Thus these paths are:

1. Sense the voltage state of the I<sup>2</sup>C pin Sx (or Sy) and transmit this state to the pin Tx (Ty resp.), and
2. Sense the state of the pin Rx (Ry) and pull the I<sup>2</sup>C pin low whenever Rx (Ry) is low.

The rest of this discussion will address only the "x" side of the buffer: the "y" side is identical.

The I<sup>2</sup>C pin (Sx) is designed to interface with a normal I<sup>2</sup>C bus.

The logic threshold voltage levels on the I<sup>2</sup>C bus are independent of the IC supply V<sub>CC</sub>. The maximum I<sup>2</sup>C bus supply voltage is 15 V and the guaranteed static sink current is 3 mA.

The logic level of Rx is determined from the power supply voltage V<sub>CC</sub> of the chip. Logic LOW is below 42 % of V<sub>CC</sub> and logic HIGH is above 58 % of V<sub>CC</sub>: with a typical switching threshold of half V<sub>CC</sub>.

Tx is an open collector output without ESD protection diodes to V<sub>CC</sub>. It may be connected via a pull-up resistor to a supply voltage in excess of V<sub>CC</sub>, as long as the 15 V rating is not exceeded. It has a larger current sinking capability than a normal I<sup>2</sup>C device, being able to sink a static current of greater than 30 mA, and typical 100 mA dynamic pull-down capability as well.

A logic LOW is only transmitted to Tx when the voltage at the I<sup>2</sup>C pin (Sx) is below 0.6 V. A logic LOW at Rx will cause the I<sup>2</sup>C bus (Sx) to be pulled to a logic LOW level in accordance with I<sup>2</sup>C requirements (max. 1.5 V in 5 V applications) but not low enough to be looped back to the Tx output and cause the buffer to latch low.

The minimum LOW level this chip can achieve on the I<sup>2</sup>C bus by a LOW at Rx is typically 0.8 V.

If the supply voltage V<sub>CC</sub> fails then neither the I<sup>2</sup>C nor the Tx output will be held low. Their open collector configuration allows them to be pulled up to the rated maximum of 15 V even without V<sub>CC</sub> present. The input configuration on Sx and Rx also present no loading of external signals even when V<sub>CC</sub> is not present.

## Dual bi-directional bus buffer

P82B96

**MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages with respect to pin GND (pin 4).

| SYMBOL          | PARAMETER   | MIN. | MAX. | UNIT |
|-----------------|---|------|------|------|
| $V_{CC}$ to GND | Supply voltage range $V_{CC}$                     | -0.3 | +18  | V    |
| $V_{bus}$       | Voltage range on I <sup>2</sup> C Bus, SDA or SCL | -0.3 | +18  | V    |
| $V_{Tx}$        | Voltage range on buffered output                  | -0.3 | +18  | V    |
| $V_{Rx}$        | Voltage range on receive input                    | -0.3 | +18  | V    |
| $I$             | DC current (any pin)                              | —    | 250  | mA   |
| $R_{tot}$       | Power dissipation                                 | —    | 300  | mW   |
| $T_{stg}$       | Storage temperature range                         | -55  | +125 | °C   |
| $T_{amb}$       | Operating ambient temperature range               | -40  | +85  | °C   |

**CHARACTERISTICS**At  $T_{amb} = 25\text{ °C}$ ; Voltages are specified with respect to GND with  $V_{CC} = 5\text{ V}$  unless otherwise stated.

| SYMBOL  | PARAMETER  | MIN. | TYP. | MAX. | UNIT |
|---|--|------|------|------|------|
| <b>Power Supply</b>                             |  |      |      |      |      |
| $V_{CC}$  | Supply voltage (operating)   | 2.0  | —    | 15   | V    |
| $I_{CC}$  | Supply current, busses HIGH  | —    | 0.9  | 1.8  | mA   |
| $I_{CC}$  | Supply current at $V_{CC} = 15\text{ V}$ , busses HIGH   | —    | 1.1  | 2.5  | mA   |
| $I_{CC}$  | Additional supply current per Tx or Ty LOW   | —    | 1.7  | 3.5  | mA   |
| <b>Bus pull-up (load) voltages and currents</b> |  |      |      |      |      |
| $V_{Sx}, V_{Sy}$                                | Maximum input/output voltage level<br>Open collector<br>I <sup>2</sup> C bus and $V_{Rx}, V_{Ry} = \text{HIGH}$                                | —    | —    | 15   | V    |
| $I_{Sx}, I_{Sy}$                                | Static output loading on I <sup>2</sup> C bus<br>$V_{Sx}, V_{Sy} = 1.2\text{ V}$<br>$V_{Rx}, V_{Ry} = \text{LOW}$                              | 0.2  | —    | 3    | mA   |
| $I_{Sx}, I_{Sy}$                                | Dynamic output sink capability on I <sup>2</sup> C bus<br>$V_{Sx}, V_{Sy} > 2\text{ V}$<br>$V_{Rx}, V_{Ry} = \text{LOW}$                       | 7    | 18   | —    | mA   |
| $I_{Sx}, I_{Sy}$                                | Leakage current on I <sup>2</sup> C bus<br>$V_{Sx}, V_{Sy} = 5\text{ V}$ , and<br>$V_{Rx}, V_{Ry} = \text{HIGH}$                               | —    | —    | 1    | μA   |
| $I_{Sx}, I_{Sy}$                                | Leakage current on I <sup>2</sup> C bus<br>$V_{Sx}, V_{Sy} = 15\text{ V}$ , and<br>$V_{Rx}, V_{Ry} = \text{HIGH}$                              | —    | 1    | —    | μA   |
| $V_{Tx}, V_{Ty}$                                | Maximum output voltage level<br>Open collector   | —    | —    | 15   | V    |
| $I_{Tx}, I_{Ty}$                                | Static output loading on buffered bus<br>$V_{Tx}, V_{Ty} = 0.4\text{ V}$<br>$V_{Sx}, V_{Sy} = \text{LOW}$ on I <sup>2</sup> C bus = 0.4V       | —    | —    | 30   | mA   |
| $I_{Tx}, I_{Ty}$                                | Dynamic output sink capability,<br>buffered bus: $V_{Tx}, V_{Ty} > 1\text{ V}$<br>$V_{Sx}, V_{Sy} = \text{LOW}$ on I <sup>2</sup> C bus = 0.4V | 60   | 100  | —    | mA   |
| $I_{Tx}, I_{Ty}$                                | Leakage current on buffered bus<br>$V_{Tx}, V_{Ty} = V_{CC} = 15\text{ V}$ , and<br>$V_{Sx}, V_{Sy} = \text{HIGH}$                             | —    | 1    | —    | μA   |

## Dual bi-directional bus buffer

P82B96

| SYMBOL  | PARAMETER  | MIN. | TYP. | MAX. | UNIT          |
|---|--|------|------|------|---------------|
| <b>Input Currents</b>   |  |      |      |      |               |
| $I_{Sx}, I_{Sy}$  | Input current from I <sup>2</sup> C bus, bus LOW<br>$V_{Rx}, V_{Ry} = \text{HIGH}$   | —    | -1   | —    | $\mu\text{A}$ |
| $I_{Rx}, I_{Ry}$  | Input current from buffered bus, bus LOW<br>$V_{Rx}, V_{Ry} = 0.4 \text{ V}$   | —    | -1   | —    | $\mu\text{A}$ |
| $I_{Rx}, I_{Ry}$  | Leakage current on buffered bus input<br>$V_{Rx}, V_{Ry} = V_{CC}$   | —    | 1    | —    | $\mu\text{A}$ |
| <b>Input Thresholds</b>   |  |      |      |      |               |
| $V_{Sx}, V_{Sy}$  | Output logic level LOW, on normal I <sup>2</sup> C bus<br>$I_{Sx}, I_{Sy} = 3 \text{ mA}$  | 0.8  | 0.9  | 1.0  | V             |
| $V_{Sx}, V_{Sy}$  | Output logic level LOW, on normal I <sup>2</sup> C bus<br>$I_{Sx}, I_{Sy} = 0.2 \text{ mA}$  | —    | 750  | —    | mV            |
| $V_{Sx}, V_{Sy}$  | Input logic level LOW threshold<br>On normal I <sup>2</sup> C bus  | 600  | 650  | —    | mV            |
| $dV_{Sx}/dT, dV_{Sy}/dT$  | Temperature coefficient of thresholds  | —    | -2   | —    | mV/K          |
| $V_{Rx}, V_{Ry}$  | Input logic HIGH level<br>Fraction of applied $V_{CC}$   | 0.58 | —    | —    |               |
| $V_{Rx}, V_{Ry}$  | Input threshold<br>Fraction of applied $V_{CC}$  | —    | 0.5  | —    |               |
| $V_{Rx}, V_{Ry}$  | Input logic LOW level<br>Fraction of applied $V_{CC}$  | —    | —    | 0.42 |               |
| <b>Bus Release on <math>V_{CC}</math> Failure</b>                       |  |      |      |      |               |
| $V_{Sx}, V_{Sy}, V_{Tx}, V_{Ty}$  | $V_{CC}$ voltage at which all busses are guaranteed to be released   | —    | —    | 1    | V             |
| $dV/dT$   | Temperature coefficient of guaranteed release voltage  | —    | -4   | —    | mV/K          |
| <b>Buffer response time</b>   |  |      |      |      |               |
| $T_{\text{fall delay}}$<br>$V_{Sx}$ to $V_{Tx}$<br>$V_{Sy}$ to $V_{Ty}$ | Buffer time delay on FALLING input between $V_{Sx}$ = input switching threshold: and $V_{Tx}$ output falling 50%.<br>$R_{Tx}$ pull up = 160 $\Omega$ , no capacitive load, $V_{CC} = 5 \text{ V}$  | —    | 100  | —    | ns            |
| $T_{\text{rise delay}}$<br>$V_{Sx}$ to $V_{Tx}$<br>$V_{Sy}$ to $V_{Ty}$ | Buffer time delay on RISING input between $V_{Sx}$ = input switching threshold, and $V_{Tx}$ output reaching 50%.<br>$R_{Tx}$ pull up = 160 $\Omega$ , no capacitive load, $V_{CC} = 5 \text{ V}$  | —    | 100  | —    | ns            |
| $T_{\text{fall delay}}$<br>$V_{Rx}$ to $V_{Sx}$<br>$V_{Ry}$ to $V_{Sy}$ | Buffer time delay on FALLING input between $V_{Rx}$ = input switching threshold, and $V_{Sx}$ output falling 50%.<br>$R_{Sx}$ pull up = 1600 $\Omega$ , no capacitive load, $V_{CC} = 5 \text{ V}$ | —    | 300  | —    | ns            |
| $T_{\text{rise delay}}$<br>$V_{Rx}$ to $V_{Sx}$ $V_{Ry}$ to $V_{Sy}$    | Buffer time delay on RISING input between $V_{Rx}$ = input switching threshold, and $V_{Sx}$ output reaching 50%.<br>$R_{Sx}$ pull up = 1600 $\Omega$ , no capacitive load, $V_{CC} = 5 \text{ V}$ | —    | 300  | —    | ns            |

## Dual bi-directional bus buffer

P82B96

## TYPICAL APPLICATIONS





Figure 1. Interfacing an 'I²C' type of bus with different logic levels.

Figure 2. Galvanic isolation of I²C nodes via opto-couplers  
(See AN460 and AN255 for more application detail.)

Dual bi-directional bus buffer

P82B96




Figure 3. Long distance I²C communications




Figure 4. I²C multi-point applications




Figure 5. Propagation Sx to Tx — Sx pull-up to 5V, Tx pull-up to VCC = 10 V





Figure 6. Propagation Rx to Sx — Sx pull-up to 5V, Rx pull-up to VCC = 10 V

Dual bi-directional bus buffer

P82B96

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1






Dual bi-directional bus buffer

P82B96

DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1



## Dual bi-directional bus buffer

P82B96

## REVISION HISTORY

| Rev | Date     | Description  |
|-----|----------|--|
| _2  | 20030220 | <b>Product data (9397 750 11093); ECN 853-2241 29410 of 22 January 2003; supersedes data of 2001 Mar 06 (9397 750 08122)</b><br>Modifications: <ul style="list-style-type: none"><li>• Pin capacitance added</li></ul> |
| _1  | 20010306 | Product data (9397 750 08122); ECN 853-2241 25758 of 2001 Mar 06.  |

## Dual bi-directional bus buffer

P82B96

## Data sheet status

| Level | Data sheet status <sup>[1]</sup> | Product status <sup>[2] [3]</sup> | Definitions  |
|-------|----------------------------------|-----------------------------------|--|
| I     | Objective data                   | Development                       | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.  |
| II    | Preliminary data                 | Qualification                     | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data                     | Production                        | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit

<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com).

© Koninklijke Philips Electronics N.V. 2003  
All rights reserved. Printed in U.S.A.

Date of release: 02-03

Document order number:

9397 750 11093

*Let's make things better.*