



# 200-MHz Field Programmable Zero Delay Buffer

## Features

- **Fully field-programmable:**
  - Input and output dividers
  - Inverting/noninverting outputs
  - Phase-locked loop (PLL) or fanout buffer configuration
- **10-MHz to 200-MHz operating range**
- **Split 2.5V or 3.3V outputs**
- **Total Timing Budget™ (TTB)™ @ 200 MHz < 650 ps**
- **Two LVCMOS reference inputs**
- **Twelve low-skew outputs**
  - Output-output skew < 200 ps
  - Device-device skew < 500 ps
- **Input-output skew < 250 ps**
- **Cycle-cycle jitter < 100 ps (typical)**
- **Three-stateable outputs**
- **< 50-μA shutdown current**
- **Spread Aware™**
- **28-pin SSOP**
- **3.3V operation**
- **Industrial temperature available**


## Functional Description

The CY23FP12 is a high-performance fully field-programmable 200-MHz zero delay buffer designed for high speed clock distribution. The integrated PLL is designed for low jitter and optimized for noise rejection. These parameters are critical for reference clock distribution in systems using high-performance ASICs and microprocessors.

The CY23FP12 is fully programmable via volume or prototype programmers enabling the user to define an application-specific Zero Delay Buffer with customized input and output dividers, feedback topology (internal/external), output inversions, and output drive strengths. For additional flexibility, the user can mix and match multiple functions, listed in *Table 2*, and assign a particular function set to any one of the four possible S1-S2 control bit combinations. This feature allows for the implementation of four distinct personalities, selectable with S1-S2 bits, on a single programmed silicon. The CY23FP12 also features a proprietary auto-power-down circuit that shuts down the device in case of a REF failure, resulting in less than 50-μA of current draw.

The CY23FP12 provides twelve outputs grouped in two banks with separate power supply pins which can be connected independently to either a 2.5V or a 3.3V rail.

## Block Diagram




## Pin Configuration

SSOP Top View			
REF1	1	28	REFSEL
REF2	2	27	FBK
CLKB0	3	26	CLKA0
CLKB1	4	25	CLKA1
VSSB	5	24	VSSA
CLKB2	6	23	CLKA2
CLKB3	7	22	CLKA3
VDDB	8	21	VDDA
VSSB	9	20	VSSA
CLKB4	10	19	CLKA4
CLKB5	11	18	CLKA5
VDDB	12	17	VDDA
VDDC	13	16	VSSC
S2	14	15	S1

**Pin Description**

Pin	Name	I/O	Type	Description
1	REF1	I	LVTTL/LVCMOS	Input reference frequency, 5V tolerant input
2	REF2	I	LVTTL/LVCMOS	Input reference frequency, 5V tolerant input
3	CLKB0	O	LVTTL	Clock output, Bank B
4	CLKB1	O	LVTTL	Clock output, Bank B
5	V <sub>SSB</sub>	PWR	POWER	Ground for Bank B
6	CLKB2	O	LVTTL	Clock output, Bank B
7	CLKB3	O	LVTTL	Clock output, Bank B
8	V <sub>DDB</sub>	PWR	POWER	2.5V or 3.3V supply, Bank B
9	V <sub>SSB</sub>	PWR	POWER	Ground for Bank B
10	CLKB4	O	LVTTL	Clock output, Bank B
11	CLKB5	O	LVTTL	Clock output, Bank B
12	V <sub>DDB</sub>	PWR	POWER	2.5V or 3.3V supply, Bank B
13	V <sub>DDC</sub>	PWR	POWER	3.3V core supply
14	S2	I	LVTTL	Select input
15	S1	I	LVTTL	Select input
16	V <sub>SSC</sub>	PWR	POWER	Ground for Bank B
17	V <sub>DDA</sub>	PWR	POWER	2.5V or 3.3V supply, Bank A
18	CLKA5	O	LVTTL	Clock output, Bank A
19	CLKA4	O	LVTTL	Clock output, Bank A
20	V <sub>SSA</sub>	PWR	POWER	Ground for Bank A
21	V <sub>DDA</sub>	PWR	POWER	2.5V or 3.3V supply Bank A
22	CLKA3	O	LVTTL	Clock output, Bank A
23	CLKA2	O	LVTTL	Clock output, Bank A
24	V <sub>SSA</sub>	PWR	POWER	Ground for Bank A
25	CLKA1	O	LVTTL	Clock output, Bank A
26	CLKA0	O	LVTTL	Clock output, Bank A
27	FBK	I	LVTTL	PLL feedback input
28	REFSEL	I	LVTTL	Reference select input. When Low REF1 is selected.



**Figure 1. Basic PLL Block Diagram**

Below is a list of independent functions that can be programmed with a volume or prototype programmer on the “default” silicon.

**Table 1.**

Configuration	Description	Default
DC Drive Bank A	Programs the drive strength of Bank A outputs. The user can select one out of four possible drive strength settings that produce output DC currents in the range of $\pm 16$ mA to $\pm 20$ mA.	$\pm 16$ mA
DC Drive Bank B	Programs the drive strength of Bank B outputs. The user can select one out of four possible drive strength settings that range from $\pm 16$ mA to $\pm 20$ mA in terms of output DC current.	$\pm 16$ mA
Output Enable for Bank B clocks	Enables/Disables CLKB[5:0] outputs. Each of the six outputs can be disabled <i>individually</i> if not used, to minimize electromagnetic interference (EMI) and switching noise.	Enable
Output Enable for Bank A clocks	Enables/Disables CLKA[5:0] outputs. Each of the six outputs can be disabled <i>individually</i> if not used, to minimize EMI and switching noise.	Enable
Inv CLKA0	Generates an inverted clock on the CLKA0 output. When this option is programmed, CLKA0 and CLKA1 will become complimentary pairs.	Non-invert
Inv CLKA2	Generates an inverted clock on the CLKA2 output. When this option is programmed, CLKA2 and CLKA3 will become complimentary pairs.	Non-invert
Inv CLKA4	Generates an inverted clock on the CLKA4 output. When this option is programmed, CLKA4 and CLKA5 will become complimentary pairs.	Non-invert
Inv CLKB0	Generates an inverted clock on the CLKB0 output. When this option is programmed, CLKB0 and CLKB1 will become complimentary pairs.	Non-invert
Inv CLKB2	Generates an inverted clock on the CLKB2 output. When this option is programmed, CLKB2 and CLKB3 will become complimentary pairs.	Non-invert

**Table 1.** (continued)

Configuration	Description	Default
Inv CLKB4	Generates an inverted clock on the CLKB4 output. When this option is programmed, CLKB4 and CLKB5 will become complimentary pairs.	Non-invert
Pull-down Enable	Enables/Disables internal pulldowns on all outputs	Enable
Fbk Pull-down Enable	Enables/Disables internal pulldowns on the feedback path (applicable to both internal and external feedback topologies)	Enable
Fbk Sel	Selects between the internal and the external feedback topologies	External

Below is a list of independent functions, which can be assigned to each of the four S1 and S2 combinations. When a particular S1 and S2 combination is selected, the device will assume the configuration (which is essentially a set of functions given in *Table 2*, below.) that has been preassigned to that particular combination.

**Table 2.**

Function	Description	Default
Output Enable CLKB[5:4]	Enables/Disables CLKB[5:4] output pair	Enable
Output Enable CLKB[3:2]	Enables/Disables CLKB[3:2] output pair	Enable
Output Enable CLKB[1:0]	Enables/Disables CLKB[1:0] output pair	Enable
Output Enable CLKA[5:4]	Enables/Disables CLKA[5:4] output pair	Enable
Output Enable CLKA[3:2]	Enables/Disables CLKA[3:2] output pair	Enable
Output Enable CLKA[1:0]	Enables/Disables CLKA[1:0] output pair	Enable
Auto Power-down Enable	Enables/Disables the auto power down circuit, which monitors the reference clock rising edges and shuts down the device in case of a reference "failure." This failure is triggered by a drift in reference frequency below a set limit. This auto power down circuit is disabled internally when one or more of the outputs are configured to be driven directly from the reference clock.	Enable
PLL Power-down	Shuts down the PLL when the device is configured as a non-PLL fanout buffer.	PLL Enabled
M[7:0]	Assigns an eight-bit value to reference divider –M. The divider can be any integer value from 1 to 256; however, the PLL input frequency cannot be lower than 10 MHz.	1
N[7:0]	Assigns an eight-bit value to feedback divider –N. The divider can be any integer value from 1 to 256; however, the PLL input frequency cannot be lower than 10 MHz.	1
X[6:0]	Assigns a seven-bit value to output divider –X. The divider can be any integer value from 5 to 127. Divide by 1,2,3, and 4 are preprogrammed on the device and can be activated by the appropriate output mux setting.	1
Divider Source	Selects between the PLL output and the reference clock as the source clock for the output dividers.	PLL
CLKA54 Source	Independently selects one out of the eight possible output dividers that will connect to the CLKA5 and CLKA4 pair. Please refer to <i>Table 3</i> for a list of divider values.	Divide by 1
CLKA32 Source	Independently selects one out of the eight possible output dividers that will connect to the CLKA3 and CLKA2 pair. Please refer to <i>Table 3</i> for a list of divider values.	Divide by 1
CLKA10 Source	Independently selects one out of the eight possible output dividers that will connect to the CLKA1 and CLKA0 pair. Please refer to <i>Table 3</i> for a list of divider values.	Divide by 1
CLKB54 Source	Independently selects one out of the eight possible output dividers that will connect to the CLKB5 and CLKB4 pair. Please refer to <i>Table 3</i> for a list of divider values.	Divide by 1
CLKB32 Source	Independently selects one out of the eight possible output dividers that will connect to the CLKB3 and CLKB2 pair. Please refer to <i>Table 3</i> for a list of divider values.	Divide by 1
CLKB10 Source	Independently selects one out of the eight possible output dividers that will connect to the CLKB1 and CLKB0 pair. Please refer to <i>Table 3</i> for a list of divider values.	Divide by 1

Table 3 is a list of output drivers that are independently selected to connect to each output pair.

In the default (non-programmable) state of the device, S1 and S2 pins will function, as indicated in Table 4.

**Table 3.**

CLKA/Bnm Source	Output Connects To
0 [000]	REF
1 [001]	Divide by 1
2 [010]	Divide by 2
3 [011]	Divide by 3
4 [100]	Divide by 4
5 [101]	Divide by X
6 [110]	Divide by 2X <sup>[1]</sup>
7 [111]	TEST mode [LOCK signal]

**Table 4.**

S1	S2	CLKA[5:0]	CLKB[5:0]	Output Source
0	0	Three-state	Three-state	PLL
0	1	Driven	Three-state	PLL
1	0	Driven	Driven	Reference
1	1	Driven	Driven	PLL

### Field Programming the CY23FP12

The CY23FP12 is programmed at the package level, i.e. in a programmer socket. The CY23FP12 is flash-technology based, so the parts can be reprogrammed up to 100 times. This allows for fast and easy design changes and product updates, and eliminates any issues with old and out-of-date inventory.

Samples and small prototype quantities can be programmed on the CY3672 programmer. Cypress's value-added distribution partners and third-party programming systems from BP Microsystems, HiLo Systems, and others are available for large production quantities.

### CyClocksRT™ Software

CyClocksRT is an easy-to-use software application that allows the user to custom-configure the CY23FP12. Users can specify the REF, PLL frequency, output frequencies and/or post-dividers, and different functional options. CyClocksRT

#### Note:

1. This device setting will not provide synchronous output.

outputs an industry standard JEDEC file used for programming the CY23FP12.

CyClocksRT can be downloaded free of charge from the Cypress website at <http://www.cypress.com>.

### CY3672 FTG Development Kit

The Cypress CY3672 FTG Development Kit comes complete with everything needed to design with the CY23FP12 and program samples and small prototype quantities. The kit comes with the latest version of CyClocksRT and a small portable programmer that connects to a PC serial port for on-the-fly programming of custom frequencies.

The JEDEC file output of CyClocksRT can be downloaded to the portable programmer for small-volume programming, or for use with a production programming system for larger volumes.

### CY23FP12 Frequency Calculation

The CY23FP12 is an extremely flexible clock buffer with up to twelve individual outputs, generated from an integrated PLL.

There are four variables used to determine the final output frequency. They are: the input REF M and FBK N dividers, and the post divider X.

The basic PLL block diagram is shown in Figure 1. Each of the six clock outputs pair has many output options available to it. There are six post divider options: /1, /2, /3, /4, /X, and /2X. /X and /2X are separately calculated and can be independent of each other. The post divider options can be applied to the calculated PLL frequency or to the REF directly. The feedback either is connected to CLKA0 internally or connected to any output externally.

A programmable divider, M, is inserted between the reference input, REF, and the phase detector. The divider M can be any integer 1 to 256. The PLL input frequency cannot be lower than 10 MHz or higher than 200 MHz.

A programmable divider, N, is inserted between the feedback input, FBK, and the phase detector. The divider N can be any integer 1 to 256. The PLL input frequency cannot be lower than 10 MHz or higher than 200 MHz.

So the output can be calculated as following:

$$F_{REF} / M = F_{FBK} / N = F_{PLL} / \text{post divider.}$$

$$F_{OUT} = F_{PLL} / \text{post divider.}$$

In addition to above divider options, the another option bypasses the PLL and passes the REF directly to the output.

$$F_{OUT} = F_{REF}.$$

**Absolute Maximum Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
$V_{DD}$	Supply Voltage	Non-functional	-0.5	7	VDC
$V_{IN}$	Input Voltage REF	Relative to $V_{CC}$	-0.5	7	VDC
$V_{IN}$	Input Voltage Except REF	Relative to $V_{CC}$	-0.5	$V_{DD} + 0.5$	VDC
$I_{LU}$	Latch-up Immunity	Functional	300		mA
$T_S$	Temperature, Storage	Non-functional	-65	+125	°C
$T_A$	Temperature, Operating Ambient	Commercial Temperature	0	+70	°C
$T_A$	Temperature, Operating Ambient	Industrial Temperature	-40	+85	°C
$T_J$	Junction Temperature	Industrial Temperature		125	°C
$\theta_{Jc}$	Dissipation, Junction to Case	Functional	34		°C/W
$\theta_{Ja}$	Dissipation, Junction to Ambient	Functional	86		°C/W
$ESD_h$	ESD Protection (Human Body Model)		2000		V
$MSL$	Moisture Sensitivity Level		MSL - 1		Class
$G_{ATES}$	Total Functional Gate Count	Assembled Die	21375		Each
UL-94	Flammability Rating	@ 1/8 in.	V-0		class
FIT	Failure in Time	Manufacturing test	10		ppm
$T_{PU}$	Power-up time for all $V_{DD}$ s to reach minimum specified voltage (power ramps must be monotonic)		0.05	500	ms

**DC Electrical Specifications for CY23FP12SC/I Commercial/Industrial Temperature Devices**

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
$V_{DDC}$	Core Supply Voltage		3.135		3.465	V
$V_{DDA}, V_{DDB}$	Bank A, Bank B Supply Voltage		3.135		3.465	V
			2.375		2.625	V
$V_{IL}$	Input LOW Voltage <sup>[2]</sup>				$0.3 \times V_{DD}$	V
$V_{IH}$	Input HIGH Voltage <sup>[2]</sup>		$0.7 \times V_{DD}$			V
$I_{IL}$	Input LOW Current <sup>[2]</sup>	$V_{IN} = 0V$			50.0	μA
$I_{IH}$	Input HIGH Current <sup>[2]</sup>	$V_{IN} = V_{DD}$			50.0	μA
$V_{OL}$	Output LOW Voltage <sup>[3]</sup>	$V_{DDA}/V_{DDB} = 3.3V, I_{OL} = 16\text{ mA (standard drive)}$ $V_{DDA}/V_{DDB} = 3.3V, I_{OL} = 20\text{ mA (high drive)}$ $V_{DDA}/V_{DDB} = 2.5V, I_{OL} = 16\text{ mA (high drive)}$			0.5	V
$V_{OH}$	Output HIGH Voltage <sup>[3]</sup>	$V_{DDA}/V_{DDB} = 3.3V, I_{OH} = -16\text{ mA (standard drive)}$ $V_{DDA}/V_{DDB} = 3.3V, I_{OH} = -20\text{ mA (high drive)}$ $V_{DDA}/V_{DDB} = 2.5V, I_{OH} = -16\text{ mA (high drive)}$	$V_{DD} - 0.5$			V
$I_{DDS}$	Power-down Supply Current	REF = 0 MHz		12	50	μA
$I_{DD}$	Supply Current	$V_{DDA} = V_{DDB} = 2.5V$ , Unloaded outputs @ 166 MHz		40	65.0	mA
		$V_{DDA} = V_{DDB} = 2.5V$ , Loaded outputs @ 166 MHz, $C_L = 15\text{ pF}$		65	100	
		$V_{DDA} = V_{DDB} = 3.3V$ , Unloaded outputs @ 166 MHz		50	80	
		$V_{DDA} = V_{DDB} = 3.3V$ , Loaded outputs @ 166 MHz, $C_L = 15\text{ pF}$		100	120	

**Notes:**

- Applies to both Ref Clock and FBK.
- Parameter is guaranteed by design and characterization. Not 100% tested in production.

**Switching Characteristics for CY23FP12SC/I Commercial/Industrial Temperature Devices <sup>[4]</sup>**

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
	Reference Frequency		10		200	MHz
	Reference Edge Rate		1			V/ns
	Reference Duty Cycle		25		75	%
t <sub>1</sub>	Output Frequency	C <sub>L</sub> = 15 pF, Commercial Temperature	10		200	MHz
		C <sub>L</sub> = 15 pF, Industrial Temperature	10		166.7	
		C <sub>L</sub> = 30 pF, Commercial Temperature	10		100	
		C <sub>L</sub> = 30 pF, Industrial Temperature	10		83.3	
	Duty Cycle <sup>[4]</sup>	V <sub>DDA/B</sub> = 3.3V, measured at V <sub>DD</sub> /2	45.0	50.0	55.0	%
		V <sub>DDA/B</sub> = 2.5V	40.0	50.0	60.0	
t <sub>3</sub>	Rise Time <sup>[4]</sup>	V <sub>DDA/B</sub> = 3.3V, 0.8V to 2.0V, C <sub>L</sub> = 30 pF (standard drive and high drive)			1.6	ns
		V <sub>DDA/B</sub> = 3.3V, 0.8V to 2.0V, C <sub>L</sub> = 15 pF (standard drive and high drive)			0.8	
		V <sub>DDA/B</sub> = 2.5V, 0.6V to 1.8V, C <sub>L</sub> = 30 pF (high drive only)			2.0	
		V <sub>DDA/B</sub> = 2.5V, 0.6V to 1.8V, C <sub>L</sub> = 15 pF (high drive only)			1.0	
t <sub>4</sub>	Fall Time <sup>[4]</sup>	V <sub>DDA/B</sub> = 3.3V, 0.8V to 2.0V, C <sub>L</sub> = 30 pF (standard drive and high drive)			1.6	ns
		V <sub>DDA/B</sub> = 3.3V, 0.8V to 2.0V, C <sub>L</sub> = 15 pF (standard drive and high drive)			0.8	
		V <sub>DDA/B</sub> = 2.5V, 0.6V to 1.8V, C <sub>L</sub> = 30 pF (high drive only)			1.6	
		V <sub>DDA/B</sub> = 2.5V, 0.6V to 1.8V, C <sub>L</sub> = 15 pF (high drive only)			0.8	
TTB	Total Timing Budget, <sup>[5,6]</sup> Bank A and B same frequency	Outputs @200 MHz, tracking skew not included			650	ps
	Total Timing Budget, Bank A and B different frequency				850	
t <sub>5</sub>	Output to Output Skew <sup>[4]</sup>	All outputs equally loaded			200	ps
	Bank to Bank Skew	Same frequency			200	
	Bank to Bank Skew	Different frequency			400	
	Bank to Bank Skew	Different voltage, same frequency			400	
t <sub>6</sub>	Input to Output Skew (static phase offset) <sup>[4]</sup>	Measured at V <sub>DD</sub> /2, REF to FBK		0	250	ps
t <sub>7</sub>	Device to Device Skew <sup>[4]</sup>	Measured at V <sub>DD</sub> /2		0	500	ps
t <sub>J</sub>	Cycle to Cycle Jitter <sup>[4]</sup>	Bank A and B same frequency			200	ps
	Cycle to Cycle Jitter <sup>[4]</sup>	Bank A and B different frequency			400	
t <sub>tsk</sub>	Tracking Skew	Input reference clock @ < 50-KHz modulation with ±3.75% spread			200	ps
t <sub>LOCK</sub>	PLL Lock Time <sup>[4]</sup>	Stable power supply, valid clock at REF			1.0	ms


4. All parameters are specified with loaded outputs.

5. Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.


6. TTB is the window between the earliest and the latest output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input clock edge rate, and process. The measurements are taken with the AC test load specified and include output-output skew, cycle-cycle jitter, and dynamic phase error. TTB will be equal to or smaller than the maximum specified value at a given frequency.

## Switching Waveforms


### Duty Cycle Timing




### All Outputs Rise/Fall Time




### Output-Output Skew



### Input-Output Propagation Delay



### Device-Device Skew







**Document History Page**

Document Title: CY23FP12 200-MHz Field Programmable Zero Delay Buffer Document Number: 38-07246				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	115158	07/03/02	HWT	New Data Sheet
*A	121880	12/14/02	RBI	Power-up requirements added to Absolute Maximum Ratings information
*B	124523	03/19/03	RGL	Final Data Sheet Changed title to "200-MHz Field Programmable Zero Delay Buffer"