

I²C®-Compatible 256-Position Digital Potentiometers

AD5241/AD5242

FEATURES

256 Position $10~k\Omega,~100~k\Omega,~1~M\Omega$ Low Tempco 30 ppm/°C Internal Power ON Midscale Preset Single Supply 2.7 V to 5.5 V or

Dual Supply ±2.7 V for AC or Bipolar Operation I²C-Compatible Interface with Reaback Capability Extra Programmable Logic Outputs

APPLICATIONS

Multimedia, Video and Audio
Communications
Mechanical Potentiometer Replacement
Instrumentation: Gain, Offset Adjustment
Programmable Voltage-to-Current Conversion
Line Impedance Matching


GENERAL DESCRIPTION


The AD5241/AD5242 provides a single-/dual-channel, 256-position digitally controlled variable resistor (VR) device. These devices perform the same electronic adjustment function as a potentiometer, trimmer or variable resistor. Each VR offers a completely programmable value of resistance, between the A terminal and the wiper, or the B terminal and the wiper. For AD5242, the fixed A-to-B terminal resistance of $10 \text{ k}\Omega$, $100 \text{ k}\Omega$ or $1 \text{ M}\Omega$ has a 1% channel-to-channel matching tolerance. Nominal temperature coefficient of both parts is $30 \text{ ppm/}^{\circ}\text{C}$.

Wiper position programming defaults to midscale at system power ON. Once powered, the VR wiper position is programmed by an I²C-compatible 2-wire serial data interface. Both parts have available two extra programmable logic outputs that enable users to drive digital loads, logic gates, LED drivers, and analog switches in their system.

The AD5241/AD5242 is available in surface-mount (SO-14/-16) packages and, for ultracompact solutions, TSSOP-14/-16 packages. All parts are guaranteed to operate over the extended industrial temperature range of –40°C to +85°C. For 3-wire, SPI-compatible interface applications, please refer to AD5200, AD5201, AD5203, AD5204, AD5206, AD5231*, AD5232*, AD5235*, AD7376, AD8400, AD8402, and AD8403 products.

FUNCTIONAL BLOCK DIAGRAM





REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

^{*}Nonvolatile digital potentiometer. I^2C is a registered trademark of Philips Corporation.

AD5241/AD5242—SPECIFICATIONS

$10 \text{ k}\Omega \text{, } 100 \text{ k}\Omega \text{, } 1 \text{ M}\Omega \text{ VERSION } \\ \text{ otherwise noted.) } \\ (V_{DD} = 3 \text{ V} \pm 10\% \text{ or } 5 \text{ V} \pm 10\%, V_A = +V_{DD}, V_B = 0 \text{ V}, -40^{\circ}\text{C} < T_A < +85^{\circ}\text{C unless otherwise noted.) }$

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS, RHEOSTAT M	MODE (Specifica	ations apply to all VRs.)				
Resistor Differential Nonlinearity ²	R-DNL	$ R_{WB}, V_A = NC$	-1	± 0.4	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , $V_A = NC$	-2	± 0.5	+2	LSB
Nominal Resistor Tolerance	ΔR	$T_A = 25^{\circ}C$, RAB = 10 k Ω	-30		+30	%
	ΔR	$T_A = 25^{\circ}C$, RAB = 100 k Ω /1 M Ω	-30		+50	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$	$V_{AB} = V_{DD}$, Wiper = No Connect		30		ppm/°C
Wiper Resistance	R_{W}	$I_W = V_{DD} / R$, $V_{DD} = 3 \text{ V or 5 V}$		60	120	Ω
DC CHARACTERISTICS, POTENTIOM	ETER DIVIDE	R MODE (Specifications apply to all VRs.)				
Resolution	N	1	8			Bits
Differential Nonlinearity ³	DNL		-1	± 0.4	+1	LSB
Integral Nonlinearity ³	INL		-2	±0.5	+2	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	$Code = 80_{H}$		5		ppm/°C
Full-Scale Error	V _{WFSE}	Code = FF _H	-1	-0.5	0	LSB
Zero-Scale Error	V _{WZSE}	$Code = 00_H$	0	0.5	1	LSB
RESISTOR TERMINALS						
Voltage Range ⁴	$V_{A, B, W}$		V_{SS}		V_{DD}	V
Capacitance ⁵ A, B	$C_{A, B}$	$f = 1$ MHz, Measured to GND, Code = 80_{H}	' 55	45	* DD	pF
Capacitance W	C _W	$f = 1$ MHz, Measured to GND, Code = 80_{H}		60		pF
Common-Mode Leakage	I _{CM}	$V_A = V_B = V_W$		1		nA
	1CM	VA - VB - VW				1111
DIGITAL INPUTS	37		0.7.1/		V 105	3 7
Input Logic High (SDA and SCL)	V _{IH}		$0.7 V_{DD}$		$V_{\rm DD} + 0.5$	V
Input Logic Low (SDA and SCL)	V _{IL}		-0.5		+0.3 V _{DD}	V
Input Logic High (AD0 and AD1)	V _{IH}	$V_{DD} = 5 V$	2.4		V_{DD}	V
Input Logic Low (AD0 and AD1)	V_{IL}	$V_{DD} = 5 V$	0		0.8	V
Input Logic High	V _{IH}	$V_{DD} = 3 V$	2.1		$ m V_{DD}$	V
Input Logic Low	V _{IL}	$V_{DD} = 3 V$	0		0.6	V
Input Current	I_{IL}	$V_{IN} = 0 \text{ V or 5 V}$			1	μA
Input Capacitance ⁵	C _{IL}			3		pF
DIGITAL OUTPUT	V _{OL}	$I_{OL} = 3 \text{ mA}$			0.4	V
Output Logic Low (SDA)	V _{OL}	$I_{OL} = 6 \text{ mA}$			0.6	V
Output Logic Low (O ₁ and O ₂)	V _{OL}	$I_{SINK} = 1.6 \text{ mA}$			0.4	V
Output Logic High (O ₁ and O ₂)	V _{OH}	$I_{\text{SOURCE}} = 40 \mu\text{A}$	4			V
Three-State Leakage Current (SDA)	I _{OZ}	$V_{IN} = 0 \text{ V or 5 V}$			±1	μA
Output Capacitance ⁵	C _{oz}			3	8	pF
POWER SUPPLIES						
Power Single-Supply Range	V _{DD RANGE}	$V_{SS} = 0 V$	2.7		5.5	V
Power Dual-Supply Range	V _{DD/SS RANGE}	- 33	±2.3		±2.7	V
Positive Supply Current	I _{DD}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		0.1	50	μA
Negative Supply Current	I _{SS}	$V_{SS} = -2.5 \text{ V}, V_{DD} = +2.5 \text{ V}$		+0.1	-50	μΑ
Power Dissipation ⁶	P _{DISS}	$V_{\text{IH}} = 5 \text{ V or } V_{\text{IL}} = 0 \text{ V}, V_{\text{DD}} = 5 \text{ V}$		0.5	250	μW
Power Supply Sensitivity	PSS PSS	VIH = 3 V OI VIL = 0 V, VDD = 3 V	-0.01		2 +0.01	μw %/%
	100		0.01	. 0.002		70770
DYNAMIC CHARACTERISTICS ^{5, 7, 8}	DW 1010	B = 10 10 Codo = 90		650		1-7.7-
Bandwidth –3 dB	BW_10 kΩ	$R_{AB} = 10 \text{ k}\Omega, \text{ Code} = 80_{\text{H}}$		650		kHz
	BW_100 kΩ	$R_{AB} = 100 \text{ k}\Omega, \text{ Code} = 80_{\text{H}}$		69		kHz
	BW_1 MΩ	$R_{AB} = 1 M\Omega$, Code = 80_H		6		kHz
Total Harmonic Distortion	THD_{W}	$V_A = 1 \text{ V rms} + 2 \text{ V dc},$		0.005		%
		$V_B = 2 \text{ V dc}, f = 1 \text{ kHz}$				
V _W Settling Time	t _S	$V_A = V_{DD}$, $V_B = 0$ V, ± 1 LSB Error Band,		2		μs
Pagistar Naisa Valtaga	2	$R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 5 \text{ k}\Omega f = 1 \text{ kHz}$		1.4		nV√ Hz
Resistor Noise Voltage	e _{N_WB}	$R_{WB} = 5 \text{ k}\Omega, f = 1 \text{ kHz}$		14		II V V II Z

-2- REV. A

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
INTERFACE TIMING CHARACTERIST	ICS (Applies to	all parts. ^{5, 9})				
SCL Clock Frequency	f_{SCL}		0		400	kHz
t _{BUF} Bus Free Time Between STOP and START	t_1		1.3			μs
t _{HD; STA} Hold Time (Repeated START)	t_2	After this period the first clock pulse is generated.	600			ns
t _{LOW} Low Period of SCL Clock	t_3		1.3			μs
t _{HIGH} High Period of SCL Clock	t_4		0.6		50	μs
t _{SU; STA} Setup Time for START Condition	1 t ₅		600			ns
t _{HD; DAT} Data Hold Time	t_6				900	ns
t _{SU; DAT} Data Setup Time	t_7		100			ns
t _R Rise Time of Both	t ₈				300	ns
SDA and SCL Signals						
t _F Fall Time of Both SDA and SCL Signa	ls t ₉				300	ns
t _{SU; STO} Setup Time for STOP Condition	t ₁₀					

Specifications subject to change without notice.

REV. A -3-

 $^{^{1}}$ Typicals represent average readings at 25 $^{\circ}$ C, V_{DD} = 5 V.

²Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure 10 test circuit.

 $^{^3}$ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB maximum are Guaranteed Monotonic operating conditions. See Figure 9 test circuit.

⁴Resistor terminals A, B, W have no limitations on polarity with respect to each other.

⁵Guaranteed by design and not subject to production test.

 $^{^6}P_{DISS}$ is calculated from ($I_{DD} \times V_{DD}$). CMOS logic level inputs result in minimum power dissipation.

⁷Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption.

 $^{^{8}}$ All dynamic characteristics use $V_{\rm DD}$ = 5 V.

⁹See timing diagram for location of measured values.

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted})$

ABSOLUTE MAXIMUM RATINGS*

,		,	
V _{DD} to GND			 0.3 , +7 V
$V_{SS} \mbox{ to GND }$.			 0 V , –7 V
V_{DD} to V_{SS}			 7 V
VA. VD. Vw to	GND		V_{ee} , V_{DD}

 $\begin{array}{c} V_{A}, V_{B}, V_{W} \text{ to GND} & ... & ... \\ V_{AX} V_{B}, V_{W} \text{ to GND} & ... & ... \\ V_{AX} V_{BX}, V_{XX} V_{XX}, V_{XX} V$

ORDERING GUIDE

Model	Number of Channels	End to End $R_{AB}(\Omega)$	Temperature Range (°C)	Package Description	Package Option	#Devices per Container
AD5241BR10	1	10 k	-40 to +85	SO-14	R-14	56
AD5241BR10-REEL7	1	10 k	-40 to +85	SO-14	R-14	1000
AD5241BRU10-REEL7	1	10 k	-40 to +85	TSSOP-14	RU-14	1000
AD5241BR100	1	100 k	-40 to +85	SO-14	R-14	56
AD5241BR100-REEL7	1	100 k	-40 to +85	SO-14	R-14	1000
AD5241BRU100-REEL7	1	100 k	-40 to +85	TSSOP-14	RU-14	1000
AD5241BR1M	1	1 M	-40 to +85	SO-14	R-14	56
AD5241BR1M-REEL7	1	1 M	-40 to +85	SO-14	R-14	1000
AD5241BRU1M-REEL7	1	1 M	-40 to +85	TSSOP-14	RU-14	1000
AD5242BR10	2	10 k	-40 to +85	SO-16	R-16A	48
AD5242BR10-REEL7	2	10 k	-40 to +85	SO-16	R-16A	1000
AD5242BRU10-REEL7	2	10 k	-40 to +85	TSSOP-16	RU-16	1000
AD5242BR100	2	100 k	-40 to +85	SO-16	R-16A	48
AD5242BR100-REEL7	2	100 k	-40 to +85	SO-16	R-16A	1000
AD5242BRU100-REEL7	2	100 k	-40 to +85	TSSOP-16	RU-16	1000
AD5242BR1M	2	1 M	-40 to +85	SO-16	R-16A	48
AD5242BR1M-REEL7	2	1 M	-40 to +85	SO-16	R-16A	1000
AD5242BRU1M-REEL7	2	1 M	-40 to +85	TSSOP-16	RU-16	1000

NOTES

- $1. \ \ The \ AD5241/AD5242 \ die \ size \ is \ 69 \ mil \times 78 \ mil, \ 5,382 \ sq. \ mil. \ Contains \ 386 \ transistors \ for \ each \ channel. \ Patent \ Number \ 5495245 \ applies.$
- 2. TSSOP packaged units are only available in 1,000-piece quantity Tape and Reel.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5241/AD5242 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





-4- REV. A

^{*}Max Current increases at lower resistance and different packages.

AD5241 PIN CONFIGURATION

AD5242 PIN CONFIGURATION





AD5241 PIN FUNCTION DESCRIPTIONS

AD5242 PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Description	Pin	Mnemonic	Description
1	A_1	Resistor Terminal A ₁	1	O_1	Logic Output Terminal O ₁
2	W_1	Wiper Terminal W ₁	2	A_1	Resistor Terminal A ₁
3	B_1	Resistor Terminal B ₁	3	W_1	Wiper Terminal W ₁
4	V_{DD}	Positive power supply, specified for operation from 2.2 V to 5.5 V.	4 5	B_1	Resistor Terminal B ₁ Positive power supply, specified for opera-
5	SHDN	Active low, asynchronous connection of	J	$V_{ m DD}$	tion from 2.2 V to 5.5 V.
		the Wiper W to Terminal B, and open circuit of Terminal A. RDAC register contents unchanged. \overline{SHDN} should tie to $V_{\rm DD}$ if not used.	6	SHDN	Active low, asynchronous connection of the Wiper W to Terminal B, and open circuit of Terminal A. RDAC register contents unchanged. SHDN should tie to
6	SCL	Serial Clock Input			V _{DD} if not used.
7	SDA	Serial Data Input/Output	7	SCL	Serial Clock Input
8	AD0	Programmable address bit for multiple	8	SDA	Serial Data Input/Output
9	AD1	package decoding. Bits AD0 and AD1 provide four possible addresses. Programmable address bit for multiple	9	AD0	Programmable address bit for multiple package decoding. Bits AD0 and AD1 provide four possible addresses.
		package decoding. Bits AD0 and AD1 provide four possible addresses.	10	AD1	Programmable address bit for multiple package decoding. Bits AD0 and AD1
10	DGND	Common Ground			provide four possible addresses.
11	V_{SS}	Negative power supply, specified for	11	DGND	Common Ground
12	O_2	operation from 0 V to -2.7 V. Logic Output Terminal O_2	12	V_{SS}	Negative power supply, specified for operation from 0 V to -2.7 V.
13	NC	No Connect	13	O_2	Logic Output Terminal O ₂
14	O_1	Logic Output Terminal O ₁	14	B_2	Resistor Terminal B ₂
	1	<u>-</u>	15	\mathbf{W}_{2}	Wiper Terminal W ₂
			16	A_2	Resistor Terminal A ₂

REV. A -5-




Figure 1. Detail Timing Diagram

Data of AD5241/AD5242 is accepted from the I²C bus in the following serial format:

s	0	1	0	1	1	AD1	AD0	R/W	A	Ā/B	RS	SD	01	02	Х	х	Х	А	D7	D6	D5	D4	D3	D2	D1	D0	A	Р
SLAVE ADDRESS BYTE								INST	RUC	TION I	BYTE						1	DATA	BYT	E								

where:

S = Start Condition

P = Stop Condition

A = Acknowledge

X = Don't Care

AD1, AD0 = Package pin programmable address bits. Must be matched with the logic states at pins AD1 and AD0.

 R/\overline{W} = Read Enable at High and output to SDA. Write Enable at Low.

 $\overline{A}/B = RDAC$ sub address select. '0' for RDAC1 and '1' for RDAC2.

RS = Midscale reset, active high.

SD = Shutdown in active high. Same as \overline{SHDN} except inverse logic.

 O_1 , O_2 = Output logic pin latched values.

D7, D6, D5, D4, D3, D2, D1, D0 = Data Bits.




Figure 2. Writing to the RDAC Serial Register






Figure 3. Reading Data from a Previously Selected RDAC Register in Write Mode


Typical Performance Characteristics—AD5241/AD5242

0.50




TPC 1. RDNL vs. Code







TPC 2. RINL vs. Code



TPC 5. Nominal Resistance vs. Temperature




TPC 3. DNL vs. Code




TPC 6. Supply Current vs. Logic Input Voltage


REV. A -7-




TPC 7. Shutdown Current vs. Temperature




TPC 8. $\Delta V_{WB}/\Delta T$ Potentiometer Mode Tempco




TPC 9. $\Delta R_{WB}/\Delta T$ Rheostat Mode Tempco



TPC 10. Incremental Wiper Contact vs. V_{DD}/V_{SS}




TPC 11. Supply Current vs. Frequency




TPC 12. AD5242 10 $k\Omega$ Gain vs. Frequency vs. Code

-8- REV. A



TPC 13. AD5242 100 k Ω Gain vs. Frequency vs. Code



TPC 14. AD5242 1 M Ω Gain vs. Frequency vs. Code

OPERATION

The AD5241/AD5242 provides a single-/dual-channel, 256-position digitally controlled variable resistor (VR) device. The terms VR, RDAC, and programmable resistor are commonly used interchangeably to refer to digital potentiometer.

To program the VR settings, refer to the Digital Interface section. Both parts have an internal power ON preset that places the wiper in midscale during power-on, which simplifies the fault condition recovery at power-up. In addition, the shutdown SHDN pin of AD5241/AD5242 places the RDAC in an almost zero power consumption state where Terminal A is open circuited and the Wiper W is connected to Terminal B, resulting in only leakage current being consumed in the VR structure. During shutdown, the VR latch contents are maintained when the RDAC is inactive. When the part is returned from shutdown, the stored VR setting will be applied to the RDAC.




Figure 4. AD5241/AD5242 Equivalent RDAC Circuit

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between Terminals A and B are available in 10 k Ω , 100 k Ω , and 1 M Ω . The final two or three digits of the part number determine the nominal resistance value, e.g. $10 \text{ k}\Omega = 10$; $100 \text{ k}\Omega = 100$; $1 \text{ M}\Omega = 1 \text{ M}$. The nominal resistance (RAB) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a 10 k Ω part is used; the wiper's first connection starts at the B terminal for data 00_H. Since there is a 60 Ω wiper contact resistance, such connection yields a minimum of 60 Ω resistance between terminals W and B. The second connection is the first tap point corresponds to 99 Ω (R_{WB} = R_{AB}/256 + R_W = 39 + 60) for data 01_H. The third connection is the next tap point representing $138 \Omega (39 \times 2 + 60)$ for data 02_H and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10021 Ω [R_{AB} – 1 LSB + R_W]. Figure 4 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed; therefore, there is 1 LSB less of the nominal resistance at full scale in addition to the wiper resistance.

The general equation determining the digitally programmed resistance between W and B is:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_{W} \tag{1}$$

where:

D is the decimal equivalent of the binary code between 0 and 255 which is loaded in the 8-bit RDAC register.

 R_{AB} is the nominal end-to-end resistance.

 R_W is the wiper resistance contributed by the on-resistance of the internal switch.

Again, if $R_{AB} = 10 \text{ k}\Omega$ and A terminal can be either open circuit or tied to W, the following output resistance at R_{WB} will be set for the following RDAC latch codes.

D (DEC)	$R_{ m WB} \ (\Omega)$	Output State
255	10021	Full-Scale ($R_{WB} - 1 LSB + R_{W}$)
128	5060	Midscale
1	99	1 LSB
0	60	Zero-Scale (Wiper Contact Resistance)

Note that in the zero-scale condition a finite wiper resistance of $60~\Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum current of no more than ± 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the Wiper W and Terminal A also produces a digitally controlled resistance R_{WA} . When these terminals are used, the B terminal can be opened or tied to the wiper terminal. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is:

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + R_{W}$$
 (2)

For R_{AB} = 10 k Ω and B terminal can be either open circuit or tied to W. The following output resistance R_{WA} will be set for the following RDAC latch codes.

D (DEC)	R_{WA} (Ω)	Output State
255	99	Full-Scale
128	5060	Midscale
1	10021	1 LSB
0	10060	Zero-Scale

The typical distribution of the nominal resistance R_{AB} from channel-to-channel matches within $\pm 1\%$ for AD5242. Device-to-device matching is process lot dependent and it is possible to have $\pm 30\%$ variation. Since the resistance element is processed in thin film technology, the change in R_{AB} with temperature has no more than 30 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates output voltages at wiper-to-B and wiper-to-A to be proportional to the input voltage at A-to-B. Unlike the polarity of $V_{\rm DD}-V_{\rm SS}$, which must be positive, voltage across A–B, W–A, and W–B can be at either polarity provided that $V_{\rm SS}$ is powered by a negative supply.

If ignoring the effect of the wiper resistance for approximation, connecting A terminal to 5 V and B terminal to ground produces an output voltage at the wiper-to-B starting at zero volt up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across Terminal AB divided by the 256 position of the potentiometer divider. Since AD5241/AD5242 can be supplied by dual supplies, the general equation defining the output voltage at $V_{\rm W}$ with respect to ground for any valid input voltage applied to Terminals A and B is:

$$V_W(D) = \frac{D}{256}V_A + \frac{256 - D}{256}V_B \tag{3}$$

which can be simplified to

$$V_W(D) = \frac{D}{256}V_{AB} + V_B \tag{4}$$

where D is decimal equivalent of the binary code between 0 to 255 which is loaded in the 8-bit RDAC register.

For more accurate calculation including the effects of wiper resistance, $V_{\rm W}$ can be found as:

$$V_{W}\left(D\right) = \frac{R_{WB}\left(D\right)}{R_{AB}}V_{A} + \frac{R_{WA}\left(D\right)}{R_{AB}}V_{B} \tag{5}$$

where $R_{WB}(D)$ and $R_{WA}(D)$ can be obtained from Equations 1 and 2.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent on the ratio of the internal resistors R_{WA} , R_{WB} , and not the absolute values; therefore, the temperature drift reduces to 5 ppm/ $^{\circ}$ C.

DIGITAL INTERFACE

2-Wire Serial Bus

The AD5241/AD5242 are controlled via an I²C-compatible serial bus. The RDACs are connected to this bus as slave devices.

Referring to Figures 2 and 3, the first byte of AD5241/AD5242 is a Slave Address Byte. It has a 7-bit slave address and a $R\overline{W}$ bit. The 5 MSBs are 01011 and the following two bits are determined by the state of the AD0 and AD1 pins of the device. AD0 and AD1 allow users to use up to four of these devices on one bus.

The 2-wire I²C serial bus protocol operates as follows:

- 1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high, Figure 2. The following byte is the Slave Address Byte, Frame 1, which consists of the 7-bit slave address followed by an R/W bit (this bit determines whether data will be read from or written to the slave device).
 - The slave whose address corresponds to the transmitted address will respond by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/\overline{W} bit is high, the master will read from the slave device. If the R/\overline{W} bit is low, the master will write to the slave device.
- 2. A Write operation contains an extra Instruction Byte more than the Read operation. Such Instruction Byte, Frame 2, in Write mode follows the Slave Address Byte. The MSB of the Instruction Byte labeled \overline{A}/B is the RDAC subaddress select. A "low" selects RDAC1 and a "high" selects RDAC2 for the dual-channel AD5242. Set \overline{A}/B to low for AD5241. The second MSB, RS, is the Midscale reset. A logic high of this bit moves the wiper of a selected RDAC to the center tap where $R_{WA} = R_{WB}$. The third MSB, SD, is a shutdown bit. A logic high on SD causes the RDAC open circuit at Terminal A while shorting wiper to Terminal B. This operation yields almost a 0 Ω in rheostat mode or zero volt in potentiometer mode. This SD bit serves the same function as the \overline{SHDN} pin except \overline{SHDN} pin reacts to active low. The following two

-10- REV. A

bits are O_2 and O_1 . They are extra programmable logic output that users can use to drive other digital loads, logic gates, LED drivers, and analog switches, etc. The three LSBs are DON'T CARE. See Figure 2.

- 3. After acknowledging the Instruction Byte, the last byte in Write mode is the Data Byte, Frame 3. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an "Acknowledge" bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, Figure 2.
- 4. Unlike the Write mode, the Data Byte follows immediately after the acknowledgment of the Slave Address Byte in the Read mode, Frame 2. Data is transmitted over the serial bus in sequences of nine clock pulses (slight difference with the Write mode, there are eight data bits followed by a "No Acknowledge" bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, Figure 3.
- 5. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In Write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 2). In Read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse which goes high to establish a STOP condition (see Figure 3).

A repeated Write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. During the Write cycle, each Data byte will update the RDAC output. For example, after the RDAC has acknowledged its Slave Address and Instruction Bytes, the RDAC output will be updated. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte will update the output of the selected slave device. If different instructions are needed, the Write mode has to start a whole new sequence with a new Slave Address, Instruction, and Data Bytes transferred again. Similarly, a repeated Read function of the RDAC is also allowed.

MULTIPLE DEVICES ON ONE BUS

Figure 5 shows four AD5242 devices on the same serial bus. Each has a different slave address since the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully I²C-compatible interface. Note, a device will be addressed properly only if the bit information of AD0 and AD1 in the Slave Address Byte matches with the logic inputs at pins AD0 and AD1 of that particular device.




Figure 5. Multiple AD5242 Devices on One Bus

LEVEL-SHIFT FOR BIDIRECTIONAL INTERFACE

While most old systems may be operated at one voltage, a new component may be optimized at another. When they operate the same signal at two different voltages, a proper method of levelshifting is needed. For instance, one can use a 3.3 V E^2PROM to interface with a 5 V digital potentiometer. A level-shift scheme is needed in order to enable a bidirectional communication so that the setting of the digital potentiometer can be stored to and retrieved from the E^2PROM . Figure 6 shows one of the techniques. M1 and M2 can be N-Ch FETs 2N7002 or low threshold FDV301N if $V_{\rm DD}$ falls below 2.5 V.




Figure 6. Level-Shift for Different Voltage Devices Operation




Figure 7. Output Stage of Logic Output O₁

READBACK RDAC VALUE

AD5241/AD5242 allows user to read back the RDAC values in Read Mode. However, for AD5242 dual channel device, the channel of interest is the one that is previously selected in Write Mode. In the case that users need to read the RDAC values of both channels in AD5242, they can program the first subaddress in the Write Mode and then change to the Read Mode to read the first channel value. After that, they can change back to the Write Mode with the second subaddress and finally read the second channel value in the Read Mode again. Note that it is not necessary for users to issue the Frame 3 Data Byte in the Write Mode for subsequent readback operation. Users should refer to Figures 2 and 3 for the programming format.

ADDITIONAL PROGRAMMABLE LOGIC OUTPUT

AD5241/AD5242 features additional programmable logic outputs, O_1 and O_2 , which can be used to drive digital load, analog switches, and logic gates. The logic states of O_1 and O_2 can be programmed in Frame 2 of the Write Mode (see Figure 2). Figure 7 shows the output stage O_1 where the logic levels are equal to the supply levels and the current driving capability reaches tenths of mA.

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 8. This applies to digital input pins SDA, SCL, and SHDN.

REV. A -11-





Figure 8. ESD Protection of Digital Pins




Figure 9. ESD Protection of Resistor Terminals

Test Circuits


Test Circuits 1 to 9 define the test conditions used in the product specification table.




Test Circuit 1. Potentiometer Divider Nonlinearity Error (INL, DNL)




Test Circuit 2. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Test Circuit 3. Wiper Resistance




Test Circuit 4. Power Supply Sensitivity (PSS, PSRR)




Test Circuit 5. Inverting Gain




Test Circuit 6. Noninverting Gain



Test Circuit 7. Gain vs. Frequency



Test Circuit 8. Incremental ON Resistance



Test Circuit 9. Common-Mode Leakage Current

-12- REV. A

DIGITAL POTENTIOMETER SELECTION GUIDE

Part Number	Number of VRs per Package ¹	Terminal Voltage Range	Interface Data Control ²	Nominal Resistance (kΩ)	Resolution (Number of Wiper Positions)	Power Supply Current (I _{DD})	Packages	Comments
AD5201	1	±3 V, +5.5 V	3-Wire	10, 50	33	40 μΑ	μSOIC-10	Full AC Specs, Dual Supply, Pwr-On-Reset, Low Cost
AD5220	1	5.5 V	Up/Down	10, 50, 100	128	40 μΑ	PDIP, SO-8, μSOIC-8	No Rollover, Pwr-On-Reset
AD7376	1	±15 V, +28 V	3-Wire	10, 50, 100, 1000	128	100 μΑ	PDIP-14, SOL-16, TSSOP-14	Single 28 V or Dual ±15 V Supply Operation
AD5200	1	±3 V, +5.5 V	3-Wire	10, 50	256	40 μΑ	μSOIC-10	Full AC Specs, Dual Supply, Pwr-On-Reset
AD8400	1	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	SO-8	Full AC Specs
AD5241	1	±3 V, +5.5 V	2-Wire	10, 100, 1000	256	50 μΑ	SO-14, TSSOP-14	I ² C-Compatible, TC < 50 ppm/°C
AD5231*	1	±2.75 V, +5.5 V	3-Wire	10, 50, 100	1024	10 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5222	2	±3 V, +5.5 V	Up/Down	10, 50, 100, 1000	128	80 μΑ	SO-14, TSSOP-14	No Rollover, Stereo, Pwr-On- Reset, TC < 50 ppm/°C
AD8402	2	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	PDIP, SO-14, TSSOP-14	Full AC Specs, nA Shutdown Current
AD5232	2	±2.75 V, +5.5 V	3-Wire	10, 50, 100	256	10 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5242	2	±3 V, +5.5 V	2-Wire	10, 100, 1000	256	50 μΑ	SO-16, TSSOP-16	I ² C-Compatible, TC < 50 ppm/°C
AD5262*	2	±5 V, +12 V	3-Wire	20, 50, 200	256	60 μΑ	TSSOP-16	Medium Voltage Operation, TC < 50 ppm/°C
AD5203	4	5.5 V	3-Wire	10, 100	64	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, nA Shutdown Current
AD5233*	4	±2.75 V, +5.5 V	3-Wire	10, 50, 100	64	10 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5204	4	±3 V, +5.5 V	3-Wire	10, 50, 100	256	60 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, Dual Supply, Pwr-On-Reset
AD8403	4	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, nA Shutdown Current
AD5206	6	±3 V, +5.5 V	3-Wire	10, 50, 100	256	60 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, Dual Supply, Pwr-On-Reset
AD5260	1	±5 V, +15 V	3-Wire	20, 50, 200	256	60 μΑ	TSSOP-14	TC < 50 ppm/°C
AD5207	2	±3 V, +5.5 V	3-Wire	10, 50, 100	256	40 μΑ	TSSOP-14	Full AC Specs, SVO
AD5235	2	±2.75 V, +5.5 V	3-Wire	25, 250	1024	20 μΑ	TSSOP-16	Nonvolatile Memory, TC < 50 ppm/°C

REV. A -13-


^{*}Future product, consult factory for latest status.


VR stands for variable resistor. This term is used interchangeably with RDAC, programmable resistor, and digital potentiometer.

23-wire interface is SPI- and microwire-compatible. 2-wire interface is I²C-compatible.

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).






16-Lead TSSOP





16-Lead SOIC (R-16A)



Revision History

Location	Pa	age
Data Sheet changed from REV. 0 to REV. A.		
Edits to FEATURES		. 1
Edits to FUNCTIONAL BLOCK DIAGRAMS		. 1
Edits to ABSOLUTE MAXIMUM RATINGS		. 4
Additions to ORDERING GUIDE		. 4
Edits to PIN FUNCTION DESCRIPTIONS		. 5
Edits to Figures 1, 2, 3		. 6
Addition of Readback RDAC Value and Additional Programmable Logic Output sections, and addition of new Figure 7 (which changed succeeding figure numbers)		11
Additions/edits to DIGITAL POTENTIOMETER SELECTION GUIDE		13

REV. A -15-