

PERFORMANCE FEATURES

Dual Channel, 215MSPS minimum sample rate SNR = 65 dB @ Fin up to 65MHz at 215MSPS ENOB of 10.3 @ Fin up to 65MHz at 215MSPS (-1dBFs)

SFDR = -80dBc @ Fin up to 65MHz at 215MSPS (-1dBFs)

Input VSWR 1.1:1 to Nyquist

Gain Flatness up to Nyquist: < 0.1dB

LVDS Digital Output Data

400MHz Full Power Analog Bandwidth

Power dissipation = 1.3W typical at 215MSPS per channel

1.5V Input voltage range Output data format option

Data Sync input and Data Clock output provided Interleaved or parallel data output option

APPLICATIONS

Wireless and Wired Broadband Communications

- Wideband carrier frequency systems
- Cable Modem Reverse Path

Communications Test Equipment

Radar and Satellite sub-systems

PRODUCT DESCRIPTION

The AD10235 is a dual 12-bit analog-to-digital converter with a transformer coupled analog input and features low cost, low power, small size and ease of use. The product operates up to 215MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier systems.

The AD10235 requires a +3.3V supply and a differential encode clock for full performance operation. No external reference or driver components are required for many applications. The digital outputs are Low Voltage Differential Signal (LVDS) compatible. Separate digital output power supply pins support fexible output data formats.


An output data format select option of two's complement or offset binary is supported.

Each channel is completely independent, allowing operation with independent encode and analog inputs. The AD10235 is available in a 40sq-mm, 729-lead PBGA package.

PRODUCT HIGHLIGHTS

- 1. Guaranteed sample rate of 215MSPS.
- 2. Input signal conditioning included with full power bandwidth to 400MHz
- 3. Optimized for IF Sampling.

FUNCTIONAL BLOCK DIAGRAM



$AD10235\ TARGET\ SPECIFICATIONS\ ^{(DC\ Specifications\ (AV_{DD}=\ 3.3V,\ DrV_{DD}=\ 3.3V;\ T_{MIN}=-40^{\circ}C,}_{T_{MAX}=+85^{\circ}C,\ Fin=-0.5dBFS,\ LVDS\ Output\ Mode})$

		Test		AD10235AB		
Parameter	Temp	Level	Min	Typical	Max	Units
RESOLUTION				12		
ACCURACY No Missing Codes Offset Error Gain Error Differential Nonlinearity (DNL) Integral Nonlinearity (INL)	Full +25°C +25°C +25°C +25°C	I I I I		Guaranteed tbd tbd ±1 ±1.5		mV %FS LSB LSB
TEMPERATURE DRIFT Offset Error Gain Error	Full Full	V V		tbd tbd		ppm/°C ppm/°C
REFERENCE OUT (V _{REF})	Full	V		1.235		V
ANALOG INPUT (AIN, AIN) Input Voltage Range (AIN-AIN) Input Resistance Input Capacitance	Full Full Full	V V V		± .766 50 5		V Ω pF
SWITCHING PERFORMANCE Maximum Conversion Rate ¹ Minimum Conversion Rate ¹ Encode Pulse Width High (t _{EH}) ¹ Encode Pulse Width Low(t _{EL}) ¹	Full Full Full Full	I V V	215	2 2	40	MSPS MSPS nS nS
ENCODE AND DIGITAL I/O INPUTS (ENC, ENC) Differential Input Voltage¹ Input Resistance Input Capacitance LOGIC INPUTS (S1,S5) Logic '1' voltage Logic '0' voltage Input Resistance Input Capacitance LOGIC OUTPUTS (LVDSMode)² Vod Differential Output Voltage Vod Output Offset Voltage Output Coding	Full Full Full Full Full Full Full Full	IV IV IV IV IV IV IV IV	2.0 2.47 1.125	5.5 4 30 4	.8 454 1.375	V KΩ pF V V KΩ pF
POWER SUPPLY Supply Voltages AV DrV DrV DD Supply Current Total I ANALOG (AV DD=3.3V) Total I DIGITAL (DrV DD=3.3V) POWER SUPPLY REJECTION TOTAL POWER DISSIPATION	Full Full Full Full Full	V V V V V	3.0 3.0	3.3 3.3 640 110 ± tbd 2.5	3.6 3.6	V V mA mA mV/V W

Rev Pr. A –2–

AD10235 TARGET SPECIFICATIONS

 $(AC\ Specifications^1\ (AV_{DD}=3.3V,\ DrV_{DD}=3.3V;\ ENCODE=215MHz;\ Internal\ voltage\ reference,\ LVDS\ Output\ Mode)$

		Test		AD10235AB			
Parameter		Temp	Level	Min	Typical	Max	Units
DYNAMIC PERFORM SNR	ANCE						
Analog Input	10MHz	25°C	I		65.5		dB
@ -0.5dBFS	65MHz	25°C	Ī		65		dB
	100MHz	25°C	V		64		dB
	240MHz	25°C	V		60		dB
SINAD							
Analog Input	10MHz	25°C	I		65		dB
@ -0.5dBFS	65MHz	25°C	Ī		64.5		dB
	100MHz	25°C	V		63.4		dB
	240MHz	25°C	V		TBD		dB
Spurious Free Dynamic	Range						
Analog Input	10MHz	25°C	I		82		dBc
@ -0.5dBFS	65MHz	25°C	I		80		dBc
	100MHz	25°C	V		76		dBc
	240MHz	25°C	V		59		dBc
Two-tone Intermodula Distortion (IMD)	tion						
$f_{IN} = 29.3 MHz; f_{IN}$	= 30.3 MHz	25°C	V	- 14	tbd		dBc
$f^{IN} = 150MHz; f^{IN}$	= 151MHz	25°C	V	DI	tbd		dBc
$f_{IN}^{IN} = 150MHz; f_{IN}^{IN} = 250MHz; f_{IN}^{IN}$	= 251MHz	25°C	V	11.1	tbd		dBc
Analog Input Bandwidt	h	25°C	V	CA	400		MHz
OUTPUT Parameters in	n LVDS Mode ³	JEL	111	110			
Valid Time (t _v)	200	Full	IV	10	tbd		ns
Propagation Delay	(t_{PD})	Full	I I	1	3.9		ns
Rise Time (t_R) (20%)		25°C	V	1	.5		ns
FallTime (t _F) (20%	to 80%)	25°C	V		.5		ns
DCO Propagation Dela	ıy (t _{CPD})	Full	VI		2.9		ns
DCO Propagation Dela Data to DCO Skew (t _{PD}	- t _{CPD})	Full	IV		1		ns
Pipeline Latency		Full	VI		14		Cycles
Aperture Delay (t _a)		25°C	V		tbd		ps
	Jitter, t _.)	25°C	V	1	0.25		ps rms

NOTES

Rev Pr. A -3-

All AC specifications tested by driving ENCODE and ENCODE differentially, LVDS Mode (ENCODE and ENCODE) > 200mV.
 Digital Output Logic Levels: DrV_{DD} = 3.3V, C_{LOAD} = 5pF.
 LVDS R1 = 100 ohms. LVDS Output Swing Set Resistor = 3.4K.


Table 1. AD10235 Output Select Coding¹

S1 Data Format Select) ²	S5 (Full Scale Adjust)	Mode
1	X	2's Compliment
0	X	Offset Binary
X	1	1.533 Vpp Single- Ended
		Full Scale -> .766 V _{pp differential}
X	0	Full Scale -> 1.533V _{pp differential}


Notes:

- ¹ S1- S5 all have 30K resistive pulldowns on chip
- ² S1 Pin is independent of S5 and sets output coding for both states of S5
- ³ For CMOS output requirements, consult the factory.

Pin Configuration



Rev Pr. A



PRELIMINARY

-5- Rev Pr. A

ABSOLUTE MAXIMUM RATINGS

AVDD, DRVDD	4V
Analog Inputs	0.5 V to AVDD + 0.5V
Digital Inputs	0.5 V to DRVDD + 0.5V
REFIN Inputs	0.5V to AVDD +0.5V
Digital Output Current	20 mA
Operating Temperature	55°C to + 125°C
Storage Temperature	65°C to +150°C
Maximum Junction Temperature .	150°C
Maximum Case Temperature	150°C
θ_{IA}^2	25C/W, 32C/W

Notes

EXPLANATION OF TEST LEVELS

Test Level

NICAL

- I 100% production tested.
- II 100% production tested at 25°C and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range; 100% production tested at temperature extremes for military devices.

Caution: ESD (electrostatic discharge) senstive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD10230 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PLANNED GRADES

Model	Temperature Range	Package Description
AD10235AB	-40°C to 85°C (Ambient)	40 sq-mm 729 lead PBGA
AD10235/PCB		Evaluation Board with AD10235AB

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

² Typical $\theta_{JA}^2 = 32C/W$ (heat slug not soldered), Typical $\theta_{JA}^2 = 25C/W$ (heat slug soldered), for multilayered board in still air.

PIN FUNCTION DESCRIPTIONS LVDS Mode

Name	Function in LVDS Mode
DNC	Do not connect
S5X	Full Scale Adjust pin:
	High = fullscale is 0.766 Vp-p differential
	Low = fullscale is 1.533 Vp-p differential
S4X	Not used - tie to ground
S3X	Test pin - Tie to ground.
S2X	Output Mode select. Tie to +3.3V
S1X	Data format select. Low = Two's compliment, High = Binary
LVDSBIASX	
+3.3VAX	3.3V analog supply (3.0V to 3.6V)
AGNDX	Analog ground
REFX	1.235 Reference I/O - function dependent on REFSENSE
$A_{IN}X$ -	Analog input - true
$A_{IN}X+$	Analog input - compliment
DSX+	Data sync (input) - true. Not used in LVDS mode. Tie LOW.
DSX-	Data sync (input) - compliment. Not used in LVDS mode.
ENCV	Tie HIGH.
ENCY	Clock input - true. (LVPECL levels)
ENCX	Clock input - compliment. (LVPECL levels) 3.3V digital output supply (3.0V to 3.6V)
DrV _{DD}	Digital Ground
<u>DG</u> NDX D0X	D0 complement output bit (LSB) (LVDS Levels)
DGNDX D0X D0X D1X D1X	D0 true output bit (LSB) (LVDS Levels)
D1X	D1 complement output bit (LSB) (LVDS Levels)
D1X	D1 true output bit (LSB) (LVDS Levels)
D2X	D2 complement output bit (LSB) (LVDS Levels)
D2X	D2 true output bit (LSB) (LVDS Levels)
D3X	D3 complement output bit (LSB) (LVDS Levels)
D3X	D3 true output bit (LSB) (LVDS Levels)
$\frac{\Delta V}{D4X}$	D4 complement output bit (LSB) (LVDS Levels)
D4X	D4 true output bit (LSB) (LVDS Levels)
DCO_X	Data Clock output - compliment (LVDS Levels)
DCO_X	Data Clock output - true (LVDS Levels)
D5 X	D5 complement output bit (LSB) (LVDS Levels)
<u>D5</u> X	D5 true output bit (LSB) (LVDS Levels)
D6X	D6 complement output bit (LSB) (LVDS Levels)
<u>D6</u> X	D6 true output bit (LSB) (LVDS Levels)
D7X	D7 complement output bit (LSB) (LVDS Levels)
<u>D7</u> X	D7 true output bit (LSB) (LVDS Levels)
D8X	D8 complement output bit (LSB) (LVDS Levels)
<u>D8</u> X	D8 true output bit (LSB) (LVDS Levels)
D9X	D9 complement output bit (LSB) (LVDS Levels)
D9X	D9 true output bit (LSB) (LVDS Levels)
D10X	D10 complement output bit (LSB) (LVDS Levels)
<u>D10</u> X	D10 true output bit (LSB) (LVDS Levels)
D11X	D11 complement output bit (LVDS Levels) MSB
D11X OBY	D11 true output bit (LVDS Levels) MSB
ORX	Overrange complement output bit (LVDS Levels)
ORX	Overrange true output bit (LVDS Levels)

 $[\]perp$ / Notes: X= (A) Channel A or (B) Channel B

-7- Rev Pr. A

LVDS Mode Pin Configuration (PCB Footprint)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27
А	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	S1A	S3A	S4A	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
В	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	S1A	S3A	S4A	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	REF_B	REF_B
С	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	REF_A	LVDS BIASA	S2A	S5A	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	LVDS BIASB	LVDS BIASB
D	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AINA-	AGNDA	AINA+	AGNDA	REF_A	LVDS BIASA	S2A	S5A	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AINB-	AGNDB	AINB+	AGNDB	S1B	S1B
Е	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	S2B	S2B
F	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	S3B	S3B
G	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	S4B	S4B
н	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	NC	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	S5B	S5B
J	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	+3.3VAB	+3.3VAB							
к	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	+3.3VAA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	+3.3VAB	+3.3VAB							
L	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
М	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
N	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
Р	AGNDA	AGNDA	+3.3VAA	+3.3VAA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	+3.3VAB	+3.3VAB	AGNDB	AGNDB
R	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
Т	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
U	AGNDA	AGNDA	ENCA	ENCA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	ENCB	ENCB	AGNDB	AGNDB
V	AGNDA	AGNDA	ENCA	ENCA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	ENCB	ENCB	AGNDB	AGNDB
W	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
Υ	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDA	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB	AGNDB
AA	NC	NC	NC	NC	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	ORB	ORB	ORB	ORB
AB	NC	NC	D0A	D0A	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	D11B	D11B	D11B	D11B
AC	DOA	DOA	D1A	D1A	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDA	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	DGNDB	D10B	D10B	D10B	D10B
AD	D1A	D1A	D3A	D4A	DCO_A	D5A	D6A	D7A		D9A	D10A	D11A	ORA	+3.3VDIGB	NC	NC	DOB	D1B	D2B	D3B	D4B	DCO_B	D5B	D6B	D7B	D9B	D9B
AE	D2A	D2A	D3A	D4A	DCO_A	D5A	D6A	D7A	D8A	D9A	D10A	D11A	ORA	+3.3VDIGB	NC	NCB	D0B	D1B	D2B	D3B	D4B	DCO_B	D5B	D6B	D7B	D9B	D9B
AF	D2A	D2A	D3A	D4A	DCO_A	D5A	D6A	D7A	D8A	D9A	D10A	D11A	ORA	+3.3VDIGA	NC	DOB	D1B	D2B	D3B	D4B	DC0_B	D5B	D6B	D7B	D8B	D8B	D8B
AG	+3.3VDIGA	+3.3VDIGA	D3A	D4A	DCO_A	D5A	D6A	D7A	D8A	D9A	D10A	D11A	ORA	+3.3VDIGA	NC	D0B	D1B	D2B	D3B	D4B	DC0_B	D5B	D6B	D7B	D8B	+3.3VDIGB	+3.3VDIGB

Rev Pr. A

TERMINOLOGY

Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB.

Aperature Delay

The delay between the 50% point of the rising edge of the ENCODE command and the instant at which the analog input is sampled.

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

Differential Nonlinearity

The deviation of any code width from an ideal 1 LSB step.

Effective Number of Bits

The effective number of bits (ENOB) is calculated from the measured SNR based on the equation:

$$ENOB = \frac{SNR_{MEASURED} - 1.76 dB}{6.02}$$

ENCODE Pulsewidth / Duty Cycle

Pulsewidth high is the minimum amount of time that the ENCODE pulse should be left in Logic 1 state to achieve rated performance; pulsewidth low is the minimum time ENCODE pulse should be left in low state. See timing implications of changing $t_{\rm ENCH}$ in text. At a given clock rate, these specifications define an acceptable ENCODE duty cycle.

Full-Scale Input Power

Expressed in dBm. Computed using the following equation:

$$Power_{Fullscale} = 10 log \begin{bmatrix} \hline V^2_{Fullscale\,rms} \\ \hline Z_{Input} \\ \hline .001 \end{bmatrix}$$

Gain Error

Gain error is the difference between the measured and ideal full scale input voltage range of the ADC.

Integral Nonlinearity

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" determined by a least square curve fit.

Minimum Conversion Rate

The encode rate at which the SNR of the lowest analog signal frequency drops by no more than 3dB below the guaranteed limit.

Maximum Conversion Rate

The encode rate at which parametric testing is performed.

Output Propogation Delay

The delay between a differential crossing of ENCODE and ENCODE and the time when all output data bits are within valid logic levels.

Power Supply Rejection Ratio

The ratio of a change in input offset voltage to a change in power supply voltage.

Signal-to-Noise-and-Distortion (SINAD)

The ratio of the rms signal amplitude (set 1 dB below full scale) to the rms value of the sum of all other spectral components, including harmonics but excluding dc.

Signal-to-Noise Ratio (without Harmonics)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc.

Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. May be reported in dBc (i.e., degrades as signal level is lowered), or dBFS (always related back to converter full scale).

Two-Tone Intermodulation Distortion Rejection

The ratio of the rms value of either input tone to the rms value of the worst third order intermodulation product; reported in dBc.

Two-Tone SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. May be reported in dBc (i.e., degrades as signal level is lowered), or in dBFS (always related back to converter full scale).


APPLICATION NOTES THEORY OF OPERATION

The AD10235 architecture is optimized for high speed and ease of use. The analog inputs drive a wide-bandwidth, high performance transformer circuit, which drives the A/D converter. A unique termination scheme (patent pending) is employed to enhance the input bandwidth. For ease of use, the part includes an onboard reference and input logic that accepts TTL, CMOS, or LVPECL levels. The digital output logic levels are standard LVDS (ANSI-644 compatible).

USING THE AD10235 ENCODE Input

Any high speed A/D converter is extremely sensitive to the quality of the sampling clock provided by the user. An A/D converter's track/hold circuit is essentially a mixer, combining any noise, distortion, or timing jitter on the clock with the desired signal prior to the A/D conversion circuit. For that reason, considerable care has been taken in the design of the ENCODE input of the AD10235, and the user is advised to give commensurate thought to the clock source.

The AD10235 has an internal clock duty cycle stabilization circuit that locks onto the rising edge of ENCODE (falling edge of ENCODE if driven differentially), and optimizes timing internally. This allows for a wide range in input duty cycles at the input without degrading performance. Jitter in the rising edge of the input is still of paramount concern, and is not reduced by the internal stabilization circuit. This circuit is always on, and cannot be disabled by the user. The ENCODE and ENCODE inputs are internally biased to 1.5V (nominal), and support either differential or single-ended signals. For best dynamic performance, a differential signal is recommended. Good performance can be achieved by using an MC10EL16 to drive the encode inputs and provide single-ended to differential converion, as illustrated in figure below.



Driving Encode with EL16

Analog Input

The analog input is a differentially ac-coupled high performance 1:1 transformer with an input impedance of $50~\Omega$. The nominal full scale input is 1.533~Vp-p. For best dynamic performance, impedances at \overline{AIN} and \overline{AIN} are matched. The analog input has been optimized to provide superior wideband performance and requires that the analog inputs be driven differentially. The wideband transformer is used to provide the differential analog inputs for applications that require a single-ended-to-differential conversion. Both analog

inputs are self-biased by an on-chip resistor divider to a nominal 2.8V. (See Equivalent Circuits section TBD.) Special care was taken in the design of the Analog Input section of the AD10235 to prevent damage and corruption of data when the input is overdriven.

Digital Outputs

The AD10235 has been designed to provide LVDS digital outputs. This allows for higher-speed operation while reducing the amount of digital noise coupled into the analog section of the system. CMOS output versions of this device are available. Consult the factory for more information.

LVDS outputs are available when S2=VDD and a 3.4K RSET resistor is placed at pin 7 (*LVDSBIAS*). This resistor sets the current at each output equal to a nominal 3.5mA (1.2V/RSET). A 100 ohm differential termination resistor placed at the LVDS receiver inputs results in a nominal 350mV voltage swing at the termination of the line. When operating in LVDS mode, the output supply must be at a DC potential that is greater than or equal to the analog supply level (AVDD) using the same power supply for both pins, using an inductor for noise isolation if necessary.

Clock Outputs (DCO, \overline{DCO})

Clock output signals <u>are derived</u> from ENCODE and are available off-chip at DCO and DCO. These clocks can facilitate data latching and other downstream timing functions, providing a low skew clocking solution (see timing diagram). The capacitave loading on these signals should not exceed 5pF, limiting the transient currents associated with such high speed conversion signals. Note that a 100 ohm differential termination resistor is required at the receiver for proper LVDS operation.


Voltage Reference

A stable and accurate 1.25 V voltage reference is built into the AD10235 (VREF). An external reference is not required.

-10- Rev Pr. A

OUTLINE DIMENSIONS

dimensions shown in mm



PRELIMINARY