

74VHC574 • 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHC574/VHCT574 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input $(\overline{\text{OE}}$). When the $\overline{\text{OE}}$ input is high, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V–7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: VHC: t_{pd} = 5.6 ns (typ) at V_{CC} = 5 V VHCT: t_{pd} = 5.6 ns (typ) at V_{CC} = 5V
- High Noise Immunity:

 VHC: V_{NIH} = V_{NIL} = 28% V_{CC} (Min)


 VHCT: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power Down Protection: VHC: Inputs Only
 - VHCT: Inputs and Outputs
- Low Noise: VHC: V_{OLP} = 0.6V (typ)
- VHCT: V_{OLP} = 0.8V (typ)
 Low Power Dissipation:
- I_{CC} = 4 μA (Max) @ T_A = 25°C
- Pin and Function Compatible with 74HC/HCT574

Ordering Code:


Commercial	Package Number	Package Description
74VHC574M	M20B	20-Lead Molded JEDEC SOIC
74VHCT574M	M20B	20-Lead Molded JEDEC SOIC
74VHC574SJ	M20D	20-Lead Molded EIAJ SOIC
74VHCT574SJ	M20D	20-Lead Molded EIAJ SOIC
74VHC574MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHCT574MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHC574N	N20A	20-Lead Molded DIP
74VHCT574N	N20A	20-Lead Molded DIP

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
CP	Clock Pulse Input
ŌĒ	3-STATE Output
	Enable Input
O ₀ -O ₇	3-STATE Outputs

Truth Tables

	Inputs		Outputs
D _n	CP	ŌĒ	O _n
Н	~	L	Н
L	~	L	L
Х	Х	Н	Z


- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance ✓ = LOW-to-HIGH Transition

Functional Description

The VHC/VHCT574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold

time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{\text{OE}}$) LOW, the contents $\underline{\text{of the}}$ eight flip-flops are available at the outputs. When the $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\mbox{\scriptsize CC}}) & -0.5\mbox{\scriptsize V to +7.0V} \\ \mbox{\scriptsize DC Input Voltage (V}_{\mbox{\scriptsize IN}}) & -0.5\mbox{\scriptsize V to +7.0V} \\ \end{array}$

DC Output Voltage (V_{OUT})

 $\begin{array}{ccc} \text{VHC} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{VHCT (Note 1)} & -0.5 \text{V to +7.0V} \\ \text{Input Diode Current (I}_{\text{IK}}) & -20 \text{ mA} \\ \end{array}$

Output Diode Current

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions

(Note 3)

Supply Voltage (V_{CC})

 $\begin{array}{ccc} \text{VHC} & 2.0 \text{V to } +5.5 \text{V} \\ \text{VHCT} & 4.5 \text{V to } +5.5 \text{V} \\ \text{Input Voltage } (\text{V}_{\text{IN}}) & 0 \text{V to } +5.5 \text{V} \\ \text{Output Voltage } (\text{V}_{\text{OUT}}) & 0 \text{V to } \text{V}_{\text{CC}} \\ \end{array}$

Operating Temperature (T_{OPR})

VHC/VHCT -40° C to $+85^{\circ}$ C

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 3.3V \pm 0.3V \text{ (VHC only)}$ 0 ~ 100 ns/V $V_{CC} = 5.0V \pm 0.5V$ 0 ~ 20 ns/V

Note 1: $V_{OUT} > V_{CC}$ only if output is in H or Z state.

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics for VHC

Symbol	Parameter	V _{CC} (V)		T _A = 25°C		T _A = -40°C to +85°C		Units Condition		onditions
			Min	Тур	Max	Min	Max			
V _{IH}	High Level	2.0	1.50			1.50		V		
	Input Voltage	3.0-5.5	0.7 V _{CC}			0.7 V _{CC}				
V _{IL}	Low Level	2.0			0.50		0.50	V		
	Input Voltage	3.0-5.5			0.3 V _{CC}		$0.3~\mathrm{V}_{\mathrm{CC}}$			
V _{OH}	High Level	2.0	1.9	2.0		1.9			V _{IN} = V _{IH}	I _{OH} = -50 μA
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80				I _{OH} = -8 mA
V _{OL}	Low Level	2.0		0.0	0.1		0.1		V _{IN} = V _{IH}	I _{OL} = 50 μA
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I _{OL} = 4 mA
		4.5			0.36		0.44			I _{OL} = 8 mA
I _{OZ}	3-STATE	5.5			±0.25		±2.5	μΑ	V _{IN} = V _{IH} or	V _{IL}
	Output Off-State Current								V _{OUT} = V _{CC}	or GND
I _{IN}	Input Leakage	0-5.5			±0.1		±1.0	μΑ	V _{IN} = 5.5V (or GND
	Current									
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μA	V _{IN} = V _{CC} o	r GND
	Current									

www.fairchildsemi.com

Noise Characteristics for VHC

Symbol	Parameter	V _{cc}	TA	= 25°C	Units	Conditions
		(V)	Тур	Limits]	
V _{OLP} (Note 4)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.0	1.2	V	C _L = 50 pF
V _{OLV} (Note 4)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	-1.0	V	C _L = 50 pF
V _{IHD} (Note 4)	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF
V _{ILD} (Note 4)	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF

Note 4: Parameter guaranteed by design.

DC Electrical Characteristics for VHCT

Symbol	Parameter	V _{CC} (V)		T _A = 25°C	;	T _A = -40°C to +85°C		Units	Con	ditions
			Min	Тур	Max	Min	Max	1		
V _{IH}	High Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			20				
V _{IL}	Low Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			8.0		8.0			
V _{OH}	High Level	4.5	3.15	3.65		3.15		V	V _{IN} = V _{IH}	I _{OH} = -50 μA
	Output Voltage		2.5			2.4		V	or V _{IL}	I _{OH} = -8 μA
V _{OL}	Low Level	4.5		0.0	0.1		0.1	V	V _{IN} = V _{IH}	I _{OL} = 50 μA
	Output Voltage				0.36		0.44	V	or V _{IL}	I _{OL} = 8 μA
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μA	V _{IN} = V _{IH} or V _{IL}	
	Off-State Current								V _{OUT} = V _{CC} or GI	ND
I _{IN}	Input Leakage	0-5.5			±0.1		±1.0	μA	V _{IN} = 5.5V or GN	D
	Current									
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μΑ	V _{IN} = V _{CC} or GNI)
	Current									
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V	
									Other Input = V _{C0}	or GND
I _{OPD}	Output Leakage Current	0.0			±0.5		+5.0	μΑ	V _{OUT} = 5.5V	
	(Power Down State)									

Noise Characteristics for VHCT

Symbol	Parameter	V _{cc}	T _A =	: 25°C	Units	Conditions
		(V)	Тур	yp Limits		
V _{OLP} (Note 5)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.5	V	C _L = 50 pF
V _{OLV} (Note 5)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.0	-1.3	V	C _L = 50 pF
V _{IHD} (Note 5)	Minimum High Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF
V _{ILD} (Note 5)	Maximum Low Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF

Note 5: Parameter guaranteed by design.

AC Electrical Characteristics for VHC

Symbol	Parameter	V _{CC}		T _A = 25°(С	T _A = -40°C		Units	Cone	ditions
		(V)				to +	85°C			
			Min	Тур	Max	Min	Max	1		
t _{PLH}	Propagation Delay	3.3 ±0.3		8.5	13.2	1.0	15.5	ns		C _L = 15 pF
t_{PHL}	Time (CP to O _n)			11.0	16.7	1.0	19.0			C _L = 50 pF
		5.0 ±0.5		5.6	8.6	1.0	10.0	ns	1	C _L = 15 pF
				7.1	10.6	1.0	12.0			C _L = 50 pF
t _{PZL}	3-STATE Output	3.3 ±0.3		8.2	12.8	1.0	15.0	ns	$R_L = 1 k\Omega$	C _L = 15 pF
t_{PZH}	Enable Time			10.7	16.3	1.0	18.5			C _L = 50 pF
		5.0 ±0.5		5.9	9.0	1.0	10.5	ns	1	C _L = 15 pF
				7.4	11.0	1.0	12.5]		C _L = 50 pF
t _{PLZ}	3-STATE Output	3.3 ±0.3		11.0	15.0	1.0	17.0	ns	$R_L = 1 k\Omega$	C _L = 50 pF
t_{PHZ}	Disable Time	5.0 ±0.5		7.1	10.1	1.0	11.5]		C _L = 50 pF
t _{OSLH}	Output to	3.3 ±0.3			1.5		1.5	ns	(Note 6)	C _L = 50 pF
t _{OSHL}	Output Skew	5.0 ±0.5			1.0		1.0			C _L = 50 pF
f _{MAX}	Maximum Clock	3.3 ±0.3	80	125		65		MHz		C _L = 15 pF
	Frequency		50	75		45				C _L = 50 pF
		5.0 ±0.5	130	180		110				C _L = 15 pF
			85	115		75				C _L = 50 pF
C _{IN}	Input			4	10		10	pF	V _{CC} = Open	
	Capacitance									
C _{OUT}	Output			6				pF	V _{CC} = 5.0V	
	Capacitance									
C _{PD}	Power Dissipation			28				pF	(Note 7)	
	Capacitance									

Note 6: Parameter guaranteed by design. t_{OSLH} = $|t_{PLH \; max} - t_{PLH \; min}|$; t_{OSHL} = $|t_{PHL \; max} - t_{PHL \; min}|$

Note 7: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * I_{IN} + I_{CC} /8 (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 8n.

AC Operating Requirements for VHC

Symbol	Parameter	V _{CC} (V)	T _A = 25°C		T _A = -40°C to +85°C		Units	
			Min	Тур	Max	Min	Max	
t _{W(H)}	Minimum Pulse Width (CP)	3.3 ±0.3	5.0			5.0		ns
t _{W(L)}		5.0 ±0.5	5.0			5.0		
t _S	Minimum Set-Up Time	3.3 ±0.3	3.5			3.5		ns
		5.0 ±0.5	3.5			3.5		
t _h	Minimum Hold Time	3.3 ±0.3	1.5			1.5		
		5.0 ±0.5	1.5			1.5		

AC Electrical Characteristics for VHCT Devices


Symbol	Parameter	V _{CC}		Γ _A = 25°0	C	T _A = -40°C		Units	Conditions		
		(V)				to +85°C					
			Min	Тур	Max	Min	Max				
t _{PLH}	Propagation Delay	5.0 ±0.5		5.6	9.4	1.0	10.5	ns		C _L = 15 pF	
t_{PHL}	Time			6.4	10.4	1.0	11.5			C _L = 50 pF	
t _{PZL}	3-STATE Output	5.0 ±0.5		6.5	10.2	1.0	11.5	ns	$R_L = 1 k\Omega$	C _L = 15 pF	
t_{PZH}	Enable Time			7.3	11.2	1.0	12.5			C _L = 50 pF	
t _{PLZ}	3-STATE Output	5.0 ±0.5		7.0	11.2	1.0	12.0	ns	$R_L = 1 k\Omega$	C _L = 50 pF	
t_{PHZ}	Disable Time										
toslh	Output to	5.0 ±0.5			1.0		1.0	ns	(Note 8)		
toshl	Output Skew										
f _{MAX}	Maximum Clock	5.0 ±0.5	90	140		80		MHz		C _L = 15 pF	
	Frequency		85	130		75				C _L = 50 pF	
C _{IN}	Input			4	10		10	pF	V _{CC} = Open	•	
	Capacitance										
C _{OUT}	Output			9				pF	V _{CC} = 5.0V		
	Capacitance										
C _{PD}	Power Dissipation			27				pF	(Note 9)		
	Capacitance										


Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH \ max} - t_{PLH \ min}|; t_{OSHL} = |t_{PHL \ max} - t_{PHL \ min}|$


Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * I_{FN} + I_{CC} /8 (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.

AC Operating Requirements for VHCT


Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A =	Units	
			Min	Тур	Max	Min	Max	
t _{W(H)}	Minimum Pulse Width (CP)	5.0 ±0.5	6.5			6.5		ns
t _{W(L)}								
t _S	Minimum Set-Up Time	5.0 ±0.5	2.5			2.5		ns
t _h	Minimum Hold Time	5.0 ±0.5	2.5	•	•	2.5		







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Molded DIP (N) Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

Europe Fax: +49 (0) 1 80-530 85 86

Fairchild Semiconductor

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200

Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

www.fairchildsemi.com