FAIRCHILD

SEMICONDUCTOR ™

February 1998

74VHC574 • 74VHCT574
Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHC574/VHCT574 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input ($\overline{OE}$). When the $\overline{OE}$ input is high, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V–7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed:
  VHC: t_{pd} = 5.6 ns (typ) at V_{CC} = 5 V
  VHCT: t_{pd} = 5.6 ns (typ) at V_{CC} = 5V
- High Noise Immunity:
  VHC: V_{NIH} = V_{NIL} = 28% V_{CC} (Min)
  VHCT: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power Down Protection:
  VHC: Inputs Only
  VHCT: Inputs and Outputs
- Low Noise:
  VHC: V_{OLP} = 0.6V (typ)
  VHCT: V_{OLP} = 0.8V (typ)
- Low Power Dissipation:
  I_{CC} = 4 µA (Max) @ T_A = 25˚C
- Pin and Function Compatible with 74HC/HCT574

Ordering Code:

Commercial	Package Number	Package Description
74VHC574M	M20B	20-Lead Molded JEDEC SOIC
74VHCT574M	M20B	20-Lead Molded JEDEC SOIC
74VHC574SJ	M20D	20-Lead Molded EIAJ SOIC
74VHCT574SJ	M20D	20-Lead Molded EIAJ SOIC
74VHC574MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHCT574MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHC574N	N20A	20-Lead Molded DIP
74VHCT574N	N20A	20-Lead Molded DIP

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol

IEEE/IEC

DS011565-1

Connection Diagram

**Pin Assignment for DIP,
TSSOP and SOIC**

DS011565-2

Pin Descriptions

Pin Names	Description
D_0–D_7	Data Inputs
CP	Clock Pulse Input
$\overline{OE}$	3-STATE Output
	Enable Input
O_0–O_7	3-STATE Outputs

Truth Tables

| Inputs			Outputs
D_n	CP	$\overline{OE}$	O_n
H	⟋	L	H
L	⟋	L	L
X	X	H	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
⟋ = LOW-to-HIGH Transition

Functional Description

The VHC/VHCT574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{OE}$) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{OE}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops.

Logic Diagram

DS011565-3

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Voltage (V_{IN})	−0.5V to +7.0V
DC Output Voltage (V_{OUT})	
VHC	−0.5V to V_{CC} + 0.5V
VHCT (Note 1)	−0.5V to +7.0V
Input Diode Current (I_{IK})	−20 mA
Output Diode Current	
(VHC)	±20 mA
(VHCT)	−20 mA
DC Output Current (I_{OUT})	±25 mA
DC V_{CC}/GND Current (I_{CC})	±75 mA
Storage Temperature (T_{STG})	−65°C to +150°C
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions

(Note 3)

Supply Voltage (V_{CC})	
VHC	2.0V to +5.5V
VHCT	4.5V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	
VHC/VHCT	−40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
V_{CC} = 3.3V ±0.3V (VHC only)	0 ~ 100 ns/V
V_{CC} = 5.0V ±0.5V	0 ~ 20 ns/V

Note 1: V_{OUT} > V_{CC} only if output is in H or Z state.

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics for VHC

Symbol	Parameter	V_{CC} (V)	T_A = 25°C			T_A = −40°C to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
V_{IH}	High Level Input Voltage	2.0	1.50			1.50		V		
		3.0–5.5	0.7 V_{CC}			0.7 V_{CC}				
V_{IL}	Low Level Input Voltage	2.0			0.50		0.50	V		
		3.0–5.5			0.3 V_{CC}		0.3 V_{CC}			
V_{OH}	High Level Output Voltage	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$ or V_{IL}	I_{OH} = −50 µA
		3.0	2.9	3.0		2.9		V		
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		I_{OH} = −4 mA
		4.5	3.94			3.80				I_{OH} = −8 mA
V_{OL}	Low Level Output Voltage	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ or V_{IL}	I_{OL} = 50 µA
		3.0		0.0	0.1		0.1	V		
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I_{OL} = 4 mA
		4.5			0.36		0.44			I_{OL} = 8 mA
I_{OZ}	3-STATE Output Off-State Current	5.5			±0.25		±2.5	µA	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	
I_{IN}	Input Leakage Current	0–5.5			±0.1		±1.0	µA	V_{IN} = 5.5V or GND	
I_{CC}	Quiescent Supply Current	5.5			4.0		40.0	µA	$V_{IN} = V_{CC}$ or GND	

Noise Characteristics for VHC

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$		Units	Conditions
			Typ	Limits		
V_{OLP} (Note 4)	Quiet Output Maximum Dynamic V_{OL}	5.0	1.0	1.2	V	$C_L = 50$ pF
V_{OLV} (Note 4)	Quiet Output Minimum Dynamic V_{OL}	5.0	−0.8	−1.0	V	$C_L = 50$ pF
V_{IHD} (Note 4)	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	$C_L = 50$ pF
V_{ILD} (Note 4)	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	$C_L = 50$ pF

Note 4: Parameter guaranteed by design.

DC Electrical Characteristics for VHCT

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$			$T_A = −40°C$ to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
V_{IH}	High Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			20				
V_{IL}	Low Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8			
V_{OH}	High Level	4.5	3.15	3.65		3.15		V	$V_{IN} = V_{IH}$	$I_{OH} = −50$ μA
	Output Voltage			2.5		2.4		V	or V_{IL}	$I_{OH} = −8$ μA
V_{OL}	Low Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50$ μA
	Output Voltage				0.36		0.44	V	or V_{IL}	$I_{OL} = 8$ μA
I_{OZ}	3-STATE Output Off-State Current	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	
I_{IN}	Input Leakage Current	0–5.5			±0.1		±1.0	μA	$V_{IN} = 5.5$V or GND	
I_{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	
I_{CCT}	Maximum I_{CC}/Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4$V Other Input = V_{CC} or GND	
I_{OPD}	Output Leakage Current (Power Down State)	0.0			±0.5		+5.0	μA	$V_{OUT} = 5.5$V	

Noise Characteristics for VHCT

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$		Units	Conditions
			Typ	Limits		
V_{OLP} (Note 5)	Quiet Output Maximum Dynamic V_{OL}	5.0	1.2	1.5	V	$C_L = 50$ pF
V_{OLV} (Note 5)	Quiet Output Minimum Dynamic V_{OL}	5.0	−1.0	−1.3	V	$C_L = 50$ pF
V_{IHD} (Note 5)	Minimum High Level Dynamic Input Voltage	5.0		2.0	V	$C_L = 50$ pF
V_{ILD} (Note 5)	Maximum Low Level Dynamic Input Voltage	5.0		0.8	V	$C_L = 50$ pF

Note 5: Parameter guaranteed by design.

AC Electrical Characteristics for VHC

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$ Min	Typ	Max	$T_A = -40°C$ to +85°C Min	Max	Units	Conditions	
t_{PLH}	Propagation Delay	3.3 ±0.3		8.5	13.2	1.0	15.5	ns		C_L = 15 pF
t_{PHL}	Time (CP to O$_n$)			11.0	16.7	1.0	19.0			C_L = 50 pF
		5.0 ±0.5		5.6	8.6	1.0	10.0	ns		C_L = 15 pF
				7.1	10.6	1.0	12.0			C_L = 50 pF
t_{PZL}	3-STATE Output	3.3 ±0.3		8.2	12.8	1.0	15.0	ns	R_L = 1 kΩ	C_L = 15 pF
t_{PZH}	Enable Time			10.7	16.3	1.0	18.5			C_L = 50 pF
		5.0 ±0.5		5.9	9.0	1.0	10.5	ns		C_L = 15 pF
				7.4	11.0	1.0	12.5			C_L = 50 pF
t_{PLZ}	3-STATE Output	3.3 ±0.3		11.0	15.0	1.0	17.0	ns	R_L = 1 kΩ	C_L = 50 pF
t_{PHZ}	Disable Time	5.0 ±0.5		7.1	10.1	1.0	11.5			C_L = 50 pF
t_{OSLH}	Output to	3.3 ±0.3			1.5		1.5	ns	(Note 6)	C_L = 50 pF
t_{OSHL}	Output Skew	5.0 ±0.5			1.0		1.0			C_L = 50 pF
f_{MAX}	Maximum Clock	3.3 ±0.3	80	125		65		MHz		C_L = 15 pF
	Frequency		50	75		45				C_L = 50 pF
		5.0 ±0.5	130	180		110				C_L = 15 pF
			85	115		75				C_L = 50 pF
C_{IN}	Input Capacitance			4	10		10	pF	V_{CC} = Open	
C_{OUT}	Output Capacitance			6				pF	V_{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance			28				pF	(Note 7)	

Note 6: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$

Note 7: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 8n.

AC Operating Requirements for VHC

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$ Min	Typ	Max	$T_A = -40°C$ to +85°C Min	Max	Units
$t_{W(H)}$	Minimum Pulse Width (CP)	3.3 ±0.3	5.0			5.0		ns
$t_{W(L)}$		5.0 ±0.5	5.0			5.0		
t_S	Minimum Set-Up Time	3.3 ±0.3	3.5			3.5		ns
		5.0 ±0.5	3.5			3.5		
t_h	Minimum Hold Time	3.3 ±0.3	1.5			1.5		
		5.0 ±0.5	1.5			1.5		

AC Electrical Characteristics for VHCT Devices

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$			$T_A = -40°C$ to $+85°C$		Units	Conditions	
			Min	Typ	Max	Min	Max			
t_{PLH}	Propagation Delay	5.0 ±0.5		5.6	9.4	1.0	10.5	ns		$C_L = 15$ pF
t_{PHL}	Time			6.4	10.4	1.0	11.5			$C_L = 50$ pF
t_{PZL}	3-STATE Output	5.0 ±0.5		6.5	10.2	1.0	11.5	ns	$R_L = 1$ kΩ	$C_L = 15$ pF
t_{PZH}	Enable Time			7.3	11.2	1.0	12.5			$C_L = 50$ pF
t_{PLZ}	3-STATE Output	5.0 ±0.5		7.0	11.2	1.0	12.0	ns	$R_L = 1$ kΩ	$C_L = 50$ pF
t_{PHZ}	Disable Time									
t_{OSLH}	Output to	5.0 ±0.5			1.0		1.0	ns	(Note 8)	
t_{OSHL}	Output Skew									
f_{MAX}	Maximum Clock	5.0 ±0.5	90	140		80		MHz		$C_L = 15$ pF
	Frequency		85	130		75				$C_L = 50$ pF
C_{IN}	Input Capacitance			4	10		10	pF	V_{CC} = Open	
C_{OUT}	Output Capacitance			9				pF	V_{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance			27				pF	(Note 9)	

Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.

AC Operating Requirements for VHCT

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$			$T_A = -40°C$ to $+85°C$		Units
			Min	Typ	Max	Min	Max	
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (CP)	5.0 ±0.5	6.5			6.5		ns
t_S	Minimum Set-Up Time	5.0 ±0.5	2.5			2.5		ns
t_h	Minimum Hold Time	5.0 ±0.5	2.5			2.5		

# Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit JEDEC SOIC (M)
**Package Number M20B**

20-Lead Plastic EIAJ SOIC (SJ)
Package Number M20D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

7.72

4.16

(1.78 TYP)

0.42 TYP

0.65 TYP

LAND PATTERN RECOMMENDATION

6.5 ± 0.1

−A−

20   11

6.4

4.4 ± 0.1

−B−

3.2

0°−8°

1   10

⌀ 0.2 C B A

ALL LEAD TIPS

GAGE PLANE

0.25

SEATING PLANE

0.6 ± 0.1

DETAIL A

TYPICAL

SEE DETAIL D

⌀ 0.1 C

ALL LEAD TIPS

(0.90)

1.1 MAX

−C−

0.65 TYP

0.10 ± 0.05 TYP

0.19 − 0.30 TYP

0.09−0.20

⊕ 0.13 Ⓜ A B Ⓢ C Ⓢ

MTC20 (REV C)

20-Lead Shrink Small Outline JEDEC TSSOP Type 1 (MTC)
Package Number MTC20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

1.013−1.040
(25.73−26.42)

0.092 × 0.030
(2.337 × 0.762)
MAX DP

PIN NO. 1 IDENT

OPTION 1

0.260 ±0.005
(6.604 ±0.127)

0.032 ±0.005
(0.813 ±0.127)
RAD

PIN NO. 1 IDENT

OPTION 2

0.280
(7.112)
MIN

0.300−0.320
(7.620−8.128)

0.090
(2.286)

0.065
(1.651)

0.060 NOM
(1.524)
TYP

0.040
(1.016)
TYP

OPTION 2
4° (4X)

0.130 0.005
(3.302 0.127)

0.145−0.200
(3.683−5.080)

95° ± 5°

0.009−0.015
(0.229−0.381)
TYP

0.060 ±0.005
(1.524 ±0.127)

0.100 ± 0.010
(2.540 ± 0.254)

0.018 ± 0.003
(0.457 ± 0.076)

90° ±0.004°

0.125−0.140
(3.175−3.556)

0.020
(0.508)
MIN

$0.325 {}^{+0.040}_{-0.015}$

$\left(8.255 {}^{+1.016}_{-0.381}\right)$

N20A (REV G)

20-Lead Molded DIP (N)
Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or sys-tems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be rea-sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.