SCAS011B - D2957, JULY 1987 - REVISED APRIL 1993


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These octal buffers or line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the ACT11240 and ACT11244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control) inputs, and complementary G and \overline{G} inputs. These devices feature high fan-out.

The 54ACT11241 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74ACT11241 is characterized for operation from -40° C to 85° C.

54ACT11241 . . . JT PACKAGE 74ACT11241 . . . DB, DW OR NT PACKAGE (TOP VIEW)



54ACT11241 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

OUTPUT CONTROL 1G	DATA INPUT 1A	OUTPUT 1Y	OUTPUT CONTROL 2G	DATA INPUT 2A	OUTPUT 2Y
Н	Х	Z	L	Х	Z
L	L	L	Н	L	L
L	Н	Н	Н	Н	Н


EPIC is a trademark of Texas Instruments Incorporated.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	–65°C to 150°C

[‡]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at the se or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54ACT11241 74ACT1 MIN MAX MIN		74ACT	LIAUT	
				MAX	UNIT	
Vсс	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
VO	Output voltage	0	VCC	0	VCC	V
ІОН	High-level output current		-24		-24	mA
loL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	0	10	ns/V
TA	Operating free-air temperature	-55	125	- 40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	ղ = 25°C	;	54ACT11241		74ACT11241		UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	- FO A	4.5 V	4.4			4.4		4.4		
	ΙΟΗ = - 50 μΑ	5.5 V	5.4			5.4		5.4		
V	lou = 24 mA	4.5 V	3.94			3.7		3.8		V
VOH	I _{OH} = – 24 mA	5.5 V	4.94			4.7		4.8		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	0.1 0.44 0.44
		5.5 V			0.1		0.1		0.1	
\/ - ·	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
VOL		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
loz	V _O = V _{CC} or GND	5.5 V			± 0.5		± 10		±5	μΑ
ΙΙ	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ
Δl _{CC} ‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA
Ci	V _I = V _{CC} or GND	5 V		4						pF
Со	$V_O = V_{CC}$ or GND	5 V		10						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SCAS011B - D2957, JULY 1987 - REVISED APRIL 1993


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	PARAMETER FROM TO		T _A = 25°C		54ACT11241		74ACT11241		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	А	V	1.5	6.6	9	1.5	10.7	1.5	10	
t _{PHL}	A	ĭ	1.5	6.3	8.5	1.5	9.5	1.5	9.1	
t _{PZH}	G or $\overline{\mathbb{G}}$	V	1.5	7.5	11.3	1.5	13	1.5	12.3	200
tPZL	G or G	ĭ	1.5	7.4	10.5	1.5	11.9	1.5	11.3	ns
t _{PHZ}	G or \overline{G}	V	1.5	7.6	10.6	1.5	11.4	1.5	11	
tPLZ		ĭ	1.5	8.2	11.2	1.5	12	1.5	11.7	


operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER			TEST CONDITIONS	TYP	UNIT
C . Dawer dissination consistence nor huffer		Outputs enabled	C ₁ = 50 pF. f = 1 MHz	27	nE
Cpd	Power dissipation capacitance per buffer	Outputs disabled	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	9	PF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND





VOLTAGE WAVEFORMS

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated