

SCCS051 - February 1997 - Revised March 2000

16-Bit Transceivers

Features

- Low power, pin-compatible replacement for LCX and LPT families
- 5V tolerant inputs and outputs
- · 24 mA balanced drive outputs
- · Power-off disable outputs permits live insertion
- Edge-rate control circuitry for reduced noise
- FCT-C speed at 4.1 ns
- Latch-up performance exceeds JEDEC standard no. 17
- Typical output skew < 250ps
- Industrial temperature range of -40°C to +85°C
- TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)
- Typical V_{olp} (ground bounce) performance exceeds Mil Std 883D
- V_{CC} = 2.7V to 3.6V
- ESD (HBM) > 2000V

CY74FCT163H245

- Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors
- Devices with bus hold are not recommended for translating rail-to-rail CMOS signals to 3.3V logic levels

Functional Description

These 16-bit transceivers are designed for use in bidirectional synchronous communication between two buses, where high speed and low power are required. Direction of data flow is controlled by (DIR), the Output Enable (\overline{OE}) transfers data when LOW and isolates the buses when HIGH. The outputs are 24-mA balanced output drivers with current limiting resistors to reduce the need for external terminating resistors and provide for minimal undershoot and reduced ground bounce..

The CY74FCT163H245 has "bus hold" on the data inputs, which retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.

The CY74FCT163245 is designed with inputs and outputs capable of being driven by 5.0V buses, allowing its use in mixed voltage systems as a translator. The outputs are also designed with a power off disable feature enabling its use in applications requiring live insertion.

Logic Block Diagrams CY74FCT163245, CY74FCT163H245 Pin Configuration SSOP/TSSOP **Top View** 1OE 48 🗆 181 □ 2 47 1 1A₁ 1B2 ☐ 46 1 1A2 GND II 4 45 GND 1B₃ □ 44 🗖 1A₃ 5 1₿4 🗖 43 1 1A₄ Vcc 7 163245 42 Vcc 1B₅ 8 163H245 41 1A₅ 1B6 **□** 9 40 🗖 1^A6 1B: GND 🛚 10 39 GND 1B7 ☐ 38 1A7 11 1B₈ ☐ 12 37 1 1A₈ 1B2 2B2 2B₁ ☐ 13 36 📮 ₂A₁ 2B2 🗆 14 35 □ 2A2 GND 🗖 15 34 🗖 GND ₂B₃ ☐ 16 33 🗎 ₂A₃ 2B₄ ☐ 17 32 📙 ₂A₄ V_{CC} 2₂B₅ 31 🗖 V_{CC} 18 1B6 19 30 2A₅ 2₿6 🗖 20 29 2A₆ GND 🗖 21 28 GND 27 2A7 ₂B₈ 26 2DIR 25 20E



Pin Description

Name	Description
ŌĒ	Three-State Output Enable Inputs (Active LOW)
DIR	Direction Control
Α	Inputs or Three-State Outputs ^[1]
В	Inputs or Three-State Outputs ^[1]

Function Table^[2]

Inp		
ŌĒ	DIR	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z State

Maximum Ratings[3, 4]

(Above which the useful life may be impalines, not tested.)	aired. For user guide-
Storage Temperature	–55°C to +125°C
Ambient Temperature with	
Power Applied	–55°C to +125°C
Supply Voltage Range	0.5V to 4.6V
DC Input Voltage	–0.5V to +7.0V
DC Output Voltage	–0.5V to +7.0V
DC Output Current	
(Maximum Sink Current/Pin)	60 to +120 mA
Power Dissipation	1.0W

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	–40°C to +85°C	2.7V to 3.6V

Electrical Characteristics for Non Bus Hold Devices Over the Operating Range V_{CC}=2.7V to 3.6V

Parameter	Description	Test Cond	Test Conditions		Typ . ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage	All Inputs	All Inputs			5.5	V
V _{IL}	Input LOW Voltage					0.8	V
V _H	Input Hysteresis ^[6]				100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =–18	3 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =5.5	;			±1	μΑ
I _{IL}	Input LOW Current	V _{CC} =Max., V _I =GN			±1	μΑ	
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =			±1	μΑ	
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =GND				±1	μА
Ios	Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =	:GND	-60	-135	-240	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V				±100	μΑ
I _{CC}	Quiescent Power Supply Current	V _{IN} ≤0.2V, V _{IN} ≥V _{CC} −0.2V	V _{CC} =Max.		0.1	10	μА
Δl _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{IN} =V _{CC} -0.6V ^[8]	V _{CC} =Max.		2.0	30	μΑ

Note:

- On the CY74FCT163H245, these pins have bus hold.

 H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = High Impedance.

 Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- Typical values are at V_{CC} =3.3V, T_A = +25°C ambient.
- This parameter is specified but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- 8. Per TTL driven input; all other inputs at V_{CC} or GND.



Electrical Characteristics For Bus Hold Devices Over the Operating Range V_{CC} =2.7V to 3.6V

Parameter	Description	Test Condi	itions	Min.	Typ . ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage	All Inputs		2.0		V _{CC}	V
V _{IL}	Input LOW Voltage					0.8	V
V _H	Input Hysteresis ^[6]				100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-1	8 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _C	CC			±100	μΑ
I _{IL}	Input LOW Current					±100	μΑ
I _{BBH}	Bus Hold Sustain Current on Bus Hold Input ^[9]	V _{CC} =Min.	V _I =2.0V	-50			μΑ
I _{BBL}			V _I =0.8V	+50			μΑ
I _{BHHO}	Bus Hold Overdrive Current on Bus Hold Input ^[9]	V _{CC} =Max., V _I =1.	5V			±500	μА
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =V _{CC}				±1	μΑ
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT}	=GND			±1	μΑ
I _{OS}	Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT}	=GND	-60	-135	-240	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V				±100	μΑ
I _{CC}	Quiescent Power Supply Current	V _{IN} ≥V _{CC} -0.2V	V _{CC} =Max.			+40	μΑ
Δ_{ICC}	Quiescent Power supply Current (TTL inputs HIGH)	V _{IN} =V _{CC} -0.6V ^[8]	V _{CC} =Max.			+350	μΑ

Electrical Characteristics For Balanced Drive Devices Over the Operating Range V_{CC} =2.7V to 3.6V

Parameter	Description	Test Conditions	Min.	Typ . ^[5]	Max.	Unit
I _{ODL}	Output LOW Dynamic Current ^[7]	V_{CC} =3.3V, V_{IN} = V_{IH} or V_{IL} , V_{OUT} =1.5V	45		180	mA
I _{ODH}	Output HIGH Dynamic Current ^[7]	V_{CC} =3.3V, V_{IN} = V_{IH} or V_{IL} , V_{OUT} =1.5V	-45		-180	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} = -0.1 mA	V _{CC} -0.2			V
		V _{CC} =Min., I _{OH} = -8 mA	2.4 ^[10]	3.0		V
		V_{CC} =3.0V, I_{OH} = -24 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} = 0.1mA			0.2	V
		V _{CC} =Min., I _{OL} = 24 mA		0.3	0.55	

9. Pins with bus hold are described in Pin Description. 10. $V_{OH}=V_{CC}=0.6V$ at rated current.

$\textbf{Capacitance}^{[6]}(T_{A}=+25^{\circ}C,\,f=1.0\;\text{MHz})$

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF



Power Supply Characteristics

Parameter	Description	Test Condition	ons	Typ. ^[5]	Max.	Unit
I _{CCD}	Dynamic Power Supply Current ^[11]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND	V _{IN} =V _{CC} or V _{IN} =GND	50	75	μΑ/MHz
I _C	Total Power Supply Current ^[12]	V _{CC} =Max., f ₁ =10 MHz, 50% Duty Cycle, Outputs Open, One	V _{IN} =V _{CC} or V _{IN} =GND	0.5	0.8	mA
		Bit Toggling, OE=GND	V _{IN} =V _{CC} -0.6V or V _{IN} =GND	0.5	0.8	mA
	Duty Cycle, Outputs Open, Six-\		V _{IN} =V _{CC} or V _{IN} =GND	2.0	3.0 ^[13]	mA
		teen Bits Toggling, OE=GND	V _{IN} =V _{CC} -0.6V or V _{IN} =GND	2.0	3.3 ^[13]	mA

Switching Characteristics Over the Operating Range V_{CC} =3.0V to 3.6V^[14,15]

			T163245A 163H245A	CY74FCT163245C CY74FCT163H245C				
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[16]	
t _{PLH}	Propagation Delay Data to Output	1.5	4.8	1.5	4.1	ns	1, 3	
t _{PZH}	Output Enable Time	1.5	6.2	1.5	5.8	ns	1, 7, 8	
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	5.6	1.5	5.2	ns	1, 7, 8	
t _{SK(O)}	Output Skew ^[17]		0.5		0.5	ns	_	

Notes:

This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

This parameter is not directly testable, but is derived for use in IC $\begin{array}{lll} I_{C} &=& I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC} \\ I_{C} &=& I_{CC} + \Delta I_{CC} D_{H} N_{T} + I_{CCD} (f_{0}/2 + f_{1}N_{1}) \\ I_{CC} &=& Quiescent Current with CMOS input levels \\ \Delta I_{CC} &=& Power Supply Current for a TTL HIGH input (V_{IN}=3.4V) \\ D_{H} &=& Duty Cycle for TTL inputs HIGH \\ N_{T} &=& Number of TTL inputs at D_{H} \\ I_{CO} &=& Dynamic Current caused by an input transition pair (HII) \\ I_{CO} &=& I_{CO} I_{CO}$

I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

Input signal frequency

= Number of inputs changing at f₁

All currents are in milliamps and all frequencies are in megahertz.

13. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.

14. Minimum limits are specified but not tested on Propagation Delays.
15. For V_{CC} =2.7, propagation delay, output enable and output disable times should be degraded by 20%.

See "Parameter Measurement Information" in the General Information section.
 Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.

Ordering Information CY74FCT163245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT163245CPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163245CPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
4.8	CY74FCT163245APACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163245APVC/PVCT	O48	48-Lead (300-Mil) SSOP	1




Ordering Information CY74FCT163H245

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT163H245CPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163H245CPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT163H245CPVCT	O48	48-Lead (300-Mil) SSOP	
4.8	CY74FCT163H245APVC	O48	48-Lead (300-Mil) SSOP	Industrial
	74FCT163H245APVCT	O48	48-Lead (300-Mil) SSOP	





Package Diagrams

48-Lead Shrunk Small Outline Package O48




DIMENSIONS IN INCHES MIN. MAX.






48-Lead Thin Shrunk Small Outline Package Z48



DIMENSIONS IN INCHES MIN.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated