

March 1993 Revised April 1999

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input $\overline{(\text{OE})}.$ When the $\overline{\text{OE}}$ input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This cir-

cuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $t_{PD} = 5.6$ ns (typ) at $V_{CC} = 5V$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.6V (typ)
- Low Power Dissipation: $I_{CC} = 4 \mu A \text{ (Max)} @ T_A = 25^{\circ}C$
- Pin and Function Compatible with 74HC574

Ordering Code:

Order Number	Package Number	Package Description
74VHC574M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153
74VHC574N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
CP	Clock Pulse Input
ŌE	3-STATE Output Enable Input
O ₀ –O ₇	3-STATE Outputs

Functional Description

The VHC574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-


Truth Table

	Inputs					
D _n	CP	ŌE	O _n			
Н	~	L	Н			
L	~	L	L			
Х	Х	Н	Z			

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

 = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Supply Voltage (V$_{CC}$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Input Voltage (V$_{IN}$)} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$

 $\begin{array}{lll} \text{DC Output Voltage (V_{OUT})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{Input Diode Current (I_{IK})} & -20 \text{ mA} \\ \text{Output Diode Current} & \pm 20 \text{ mA} \\ \text{DC Output Current (I}_{\text{OUT})} & \pm 25 \text{ mA} \\ \end{array}$

DC V $_{\rm CC}$ /GND Current (I $_{\rm CC}$) \pm 75 mA Storage Temperature (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to +150 $^{\circ}{\rm C}$

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t_r, t_f)

$$\begin{split} & \text{V}_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & 0 \sim 100 \text{ ns/V} \\ & \text{V}_{\text{CC}} = 5.0 \text{V} \pm 0.5 \text{V} & 0 \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol	raiametei	(V)	Min	Тур	Max	Min	Max	Uiills	Con	uitions
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3 V_{\rm CC}$	v		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	Ī	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	Ī	I _{OL} = 4 mA
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I _{OZ}	3-STATE	5.5			±0.25		±2.5	μΑ	$V_{IN} = V_{IH}$ or	V _{IL}
	Output Off-State Current								$V_{OUT} = V_{CC}$	or GND
I _{IN}	Input Leakage	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5 V c$	r GND
	Current									
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND	
	Current									

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	= 25°C	Units	Conditions	
· · · · · · · · · · · · · · · · · · ·		(V)	Тур	Limits	00	Containent	
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.0	1.2	V	$C_L = 50 \text{ pF}$	
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	-1.0	V	$C_L = 50 \text{ pF}$	
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	$C_L = 50 \text{ pF}$	
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Oymboi		(V)	Min	Тур	Max	Min	Max	Onits	Conditions	
t _{PLH}	Propagation Delay	3.3 ± 0.3		8.5	13.2	1.0	15.5	ns		$C_{L} = 15 \text{ pF}$
t_{PHL}	Time (CP to O _n)			11.0	16.7	1.0	19.0	115		$C_L = 50 \text{ pF}$
		5.0 ± 0.5		5.6	8.6	1.0	10.0	ns	1	$C_L = 15 pF$
				7.1	10.6	1.0	12.0	115		$C_L = 50 \text{ pF}$
t _{PZL}	3-STATE Output	3.3 ± 0.3		8.2	12.8	1.0	15.0	ns	$R_L = 1 k\Omega$	$C_{L} = 15 \text{ pF}$
t_{PZH}	Enable Time			10.7	16.3	1.0	18.5	115		$C_L = 50 pF$
		5.0 ± 0.5		5.9	9.0	1.0	10.5		1	$C_L = 15 pF$
				7.4	11.0	1.0	12.5	ns		$C_L = 50 pF$
t _{PLZ}	3-STATE Output	3.3 ± 0.3		11.0	15.0	1.0	17.0	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t_{PHZ}	Disable Time	5.0 ± 0.5		7.1	10.1	1.0	11.5	115		$C_L = 50 pF$
toslh	Output to	3.3 ± 0.3			1.5		1.5	ns	(Note 4)	$C_L = 50 pF$
toshl	Output Skew	5.0 ± 0.5			1.0		1.0	115		$C_L = 50 pF$
f _{MAX}	Maximum Clock	3.3 ± 0.3	80	125		65				$C_{L} = 15 \text{ pF}$
	Frequency		50	75		45		MHz		$C_L = 50 \text{ pF}$
		5.0 ± 0.5	130	180		110		IVII IZ		$C_{L} = 15 \text{ pF}$
			85	115		75				$C_{L} = 50 \text{ pF}$
C _{IN}	Input			4	10		10	pF	$V_{CC} = Ope$	n
	Capacitance									
C _{OUT}	Output			6				pF	V _{CC} = 5.0\	1
	Capacitance									
C _{PD}	Power Dissipation			28				pF	(Note 5)	
	Capacitance									

 $\textbf{Note 4:} \ \ \text{Parameter guaranteed by design.} \ \ t_{\text{OSLH}} = |t_{\text{PLH max}} - t_{\text{PLH min}}|; \ t_{\text{OSHL}} = |t_{\text{PHL max}} - t_{\text{PHL min}}|$

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{|N} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 8n.


AC Operating Requirements

Symbol	Parameter	V _{CC} (V)		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
			Min	Тур	Max	Min	Max	Onits
t _W (H)	Minimum Pulse Width (CP)	3.3 ± 0.3	5.0			5.0		ns
t _W (L)		5.0 ± 0.5	5.0			5.0		115
t _S	Minimum Set-Up Time	3.3 ± 0.3	3.5			3.5		
		5.0 ± 0.5	3.5			3.5		ns
t _H	Minimum Hold Time	3.3 ± 0.3	1.5			1.5		115
		5.0 ± 0.5	1.5			1.5		



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 و2ا 7.72 4.16 6,4 4.4±0.1 -B-3,2 10.42 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A -0.90^{+0.15} 0.09-0.20 0.1±0.05 0.65 0.19-0.30 | \$\P\$ | 0.10\P\$ | A| P\$ | C\$ | -12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: 0.25 SEATING PLANE A. CONFORMS TO JEDEC REGISTRATION MID-153, VARIATION AC, REF NOTE 6, DATE $7/93.\,$ -0.6±0.1-R0.09mln -1.00 B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com