

February 2001 Revised August 2001

74VCX32373

Low Voltage 32-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs (Preliminary)

General Description

The VCX32373 contains thirty-two non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The 74VCX32373 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX32373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare t_{PD} (I_n to O_n)

3.0 ns max for 3.0V to 3.6V V_{CC} 3.4 ns max for 2.3V to 2.7V V_{CC} 6.8 ns max for 1.65V to 1.95V V_{CC}

- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC} ±18 mA @ 2.3V V_{CC} ±6 mA @ 1.65V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V Machine model > 200V

■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


Note 1: To ensure the high-impedance state during power up or power down, $O\overline{E}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

Ordering Code:

Ordering Number	Package Number	Package Description
74VCX32373GX (Note 2)		96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]


Note 2: BGA package available in Tape and Reel only.

Logic Symbol



Connection Diagram

Pin Assignment for FBGA



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ -I ₃₁	Inputs
O ₀ -O ₃₁	Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₁	O ₀	OE ₁	LE ₁	I ₀	I ₁
В	O ₃	02	GND	GND	l ₂	l ₃
С	O ₅	O ₄	V _{CC}	V _{CC}	14	l ₅
D	O ₇	O ₆	GND	GND	I ₆	I ₇
Е	O ₉	O ₈	GND	GND	I ₈	l ₉
F	O ₁₁	O ₁₀	V _{CC}	V _{CC}	I ₁₀	I ₁₁
G	O ₁₃	O ₁₂	GND	GND	I ₁₂	I ₁₃
Н	O ₁₄	O ₁₅	OE ₂	LE ₂	I ₁₅	I ₁₄
J	O ₁₇	O ₁₆	OE ₃	LE ₃	I ₁₆	I ₁₇
K	O ₁₉	O ₁₈	GND	GND	I ₁₈	I ₁₉
L	O ₂₁	O ₂₀	V _{CC}	V _{CC}	I ₂₀	l ₂₁
M	O ₂₃	O ₂₂	GND	GND	l ₂₂	l ₂₃
N	O ₂₅	O ₂₄	GND	GND	I ₂₄	l ₂₅
Р	O ₂₇	O ₂₆	V _{CC}	V _{CC}	I ₂₆	l ₂₇
R	O ₂₉	O ₂₈	GND	GND	I ₂₈	l ₂₉
T	O ₃₀	O ₃₁	ŌE ₄	LE ₄	I ₃₁	I ₃₀

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O ₀
	Inputs		Outputs
LE ₂	Inputs OE ₂	I ₈ -I ₁₅	Outputs O ₈ -O ₁₅
LE ₂		I ₈ -I ₁₅	-
	OE ₂		O ₈ -O ₁₅
X	OE ₂	X	O ₈ -O ₁₅

⁼ HIGH Voltage Level

	Inputs		Outputs
LE ₃	OE ₃	I ₁₆ –I ₂₃	O ₁₆ -O ₂₃
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O ₀
	Innuto		044.0
	Inputs		Outputs
LE ₄	OE ₄	I ₂₄ –I ₃₁	Outputs O ₂₄ –O ₃₁
LE ₄		I ₂₄ –I ₃₁	
	OE ₄		O ₂₄ -O ₃₁
X	OE₄ H	Х	O ₂₄ -O ₃₁

L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)


Z = High Impedance O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74VCX32373 contains thirty-two edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 32-bit operation. The following description applies to each byte. When the Latch Enable (LE $_{\rm n}$) input is HIGH, data on the I $_{\rm n}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n . The 3-STATE outputs are controlled by the Output Enable $(\overline{\mathsf{OE}}_\mathsf{n})$ input. When $\overline{\mathsf{OE}}_\mathsf{n}$ is LOW the standard outputs are in the 2-state mode. When $\overline{\mathsf{OE}}_\mathsf{n}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

-40°C to +85°C

Absolute Maximum Ratings(Note 3)

$\begin{array}{lll} \mbox{Supply Voltage (V_{CC})} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \mbox{DC Input Voltage (V_I)} & -0.5 \mbox{V to } +4.6 \mbox{V} \\ \mbox{Output Voltage (V_O)} & \end{array}$

Outputs 3-STATED -0.5 V to +4.6 V Outputs Active (Note 4) -0.5 V to +0.5 V DC Input Diode Current (I_{IK}) $V_{\text{I}} < 0 \text{V}$ -50 mA DC Output Diode Current (I_{OK})

 V_{O} < 0V -50 mA V_{O} > V_{CC} +50 mA

DC Output Source/Sink Current

 $\begin{array}{ll} ({\rm I_{OH}/I_{OL}}) & \pm 50 \; {\rm mA} \\ \\ {\rm DC} \; {\rm V_{CC}} \; {\rm or} \; {\rm GND} \; {\rm Current} \, {\rm per} \end{array}$

Supply Pin (I_{CC} or GND) ± 100 mA Storage Temperature Range (T_{STG}) -65° C to $+150^{\circ}$ C

Recommended Operating Conditions (Note 5)

Power Supply

 Operating
 1.65V to 3.6V

 Data Retention Only
 1.2V to 3.6V

 Input Voltage
 -0.3V to +3.6V

Output Voltage (V_O)

Output in Active States 0V to V_{CC} Output in "OFF" State 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $\begin{array}{lll} \mbox{V}_{CC} = 3.0 \mbox{V to } 3.6 \mbox{V} & \pm 24 \mbox{ mA} \\ \mbox{V}_{CC} = 2.3 \mbox{V to } 2.7 \mbox{V} & \pm 18 \mbox{ mA} \\ \mbox{V}_{CC} = 1.65 \mbox{V to } 2.3 \mbox{V} & \pm 6 \mbox{ mA} \\ \end{array}$

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$ 10 ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < $V_{CC} \le 3.6V)$

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
			(V)			
V_{IH}	HIGH Level Input Voltage		2.7–3.6	2.0		V
V_{IL}	LOW Level Input Voltage		2.7–3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7–3.6	V _{CC} - 0.2		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7-3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	0 ≤ V _I ≤ 3.6V	2.7-3.6		±5.0	μΑ
loz	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	07.00		140	
		$V_I = V_{IH}$ or V_{IL}	2.7–3.6		±10	μΑ
l _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	2.7-3.6		20	μА
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	2.7-3.6		±20	μА
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 6: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 2.7	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		I _{OH} = -12 mA	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 2.7		0.2	V
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	V
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	2.3 – 2.7		±5.0	μΑ
l _{oz}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	2.3 – 2.7		±10	^
		$V_I = V_{IH}$ or V_{IL}	2.3 – 2.1		±10	μА
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 2.7		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	2.3 – 2.7		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq $V_{\mbox{\footnotesize CC}} < 2.3\mbox{\footnotesize V})$

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	V
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.65 - 2.3		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	μА
		$V_I = V_{IH}$ or V_{IL}	1.05 - 2.5		±10	μΛ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 8)}$	1.65 – 2.3		±20	μΑ

Note 8: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 9)

		T $_{A}$ = -40°C to +85°C, C $_{L}$ = 30 pF, R $_{L}$ = 500 Ω						
Symbol	Parameter	V _{CC} = 3.	3V ± 0.3V	V _{CC} = 2.5	5V ± 0.2V	V _{CC} = 1.8	3V ± 0.15V	Units
		Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay I _n to O _n	0.8	3.0	1.0	3.4	1.5	6.8	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to O _n	0.8	3.0	1.0	3.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.5	1.0	4.6	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.5	1.0	3.8	1.5	6.8	ns
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns

Note 9: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance


Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Oymboi	i arameter	Conditions	Typical	Offics
C _{IN}	Input Capacitance	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_{I} = 0V$ or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V		

AC Loading and Waveforms



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$;
	V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V; 1.8V ± 0.15V
t_{PZH}, t_{PHZ}	GND

FIGURE 1. AC Test Circuit






FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic







FIGURE 5. Propagation Delay, Pulse Width and $$t_{\rm rec}$$ Waveforms

FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V _{CC}		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} +0.3V	V _{OL} +0.15V	V _{OL} +0.15V
V _Y	V _{OH} -0.3V	V _{OH} -0.15V	V _{OH} −0.15V

Physical Dimensions inches (millimeters) unless otherwise noted



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA96ArevE

96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com