

March 1997 Revised March 1999

## **74VHCT245A** Octal Buffer/Line Driver with 3-STATE Outputs

### **General Description**

The VHCT245A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT245A is intended for bidirectional asynchronous communication between data busses. The direction of data transmission is determined by the level of the T/R input. The enable input can be used to disable the device so that the busses are effectively isolated.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up.

Note 1: Outputs in OFF-State

#### **Features**


- High Speed:  $t_{PD} = 5.4 \text{ ns (typ)}$  at  $V_{CC} = 5V$
- Power Down Protection on Inputs and Outputs
- Low Power Dissipation:  $I_{CC} = 4 \mu A \text{ (Max)} @ T_A = 25^{\circ}C$
- Pin and Function Compatible with 74HCT245

### **Ordering Code:**


Order Number	Package Number	Package Description
74VHCT245AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT245ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT245AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT245AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Logic Symbol**



### **Connection Diagram**



### **Pin Descriptions**

Pin Names		Description					
	ŌĒ	Output Enable Input					
	T/R	Transmit/Receive Input					
	A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs					
	B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs					

#### **Truth Table**

Inp	outs	Outputo					
OE	T/R	Outputs					
L	L	Bus B Data to Bus A					
L	Н	Bus A Data to Bus B					
Н	Х	HIGH-Z State					

H = HIGH Voltage Leve

L = LOW Voltage Level

### Absolute Maximum Ratings(Note 2)

## $\begin{array}{lll} \mbox{Supply Voltage (V$_{CC}$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Input Voltage (V$_{IN}$)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$

DC Output Voltage (VOUT)

(Note 3)  $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$ (Note 4) -0.5 V to +7.0VInput Diode Current ( $I_{\text{IK}}$ ) -20 mAOutput Diode Current ( $I_{\text{OK}}$ ) (Note 5)  $\pm 20 \text{ mA}$ DC Output Current ( $I_{\text{OUT}}$ )  $\pm 25 \text{ mA}$ DC V<sub>CC</sub>/GND Current ( $I_{\text{CC}}$ )  $\pm 75 \text{ mA}$ Storage Temperature ( $T_{\text{STG}}$ )  $-65^{\circ}\text{C}$  to +150°C

Storage Temperature ( $T_{STG}$ ) Lead Temperature ( $T_L$ )

(Soldering, 10 seconds)

# Recommended Operating Conditions (Note 6)

Supply Voltage ( $V_{CC}$ ) 4.5V to +5.5V Input Voltage ( $V_{IN}$ ) 0V to +5.5V

 $\begin{aligned} & \text{Input Voltage (V}_{\text{IN}}) \\ & \text{Output Voltage (V}_{\text{OUT}}) \end{aligned}$ 

(Note 3) 0V to  $V_{CC}$ (Note 4) 0V to +5.5V Operating Temperature ( $T_{OPR}$ )  $-40^{\circ}C$  to +85 $^{\circ}C$ 

Input Rise and Fall Time  $(t_r, t_f)$ 

 $V_{CC} = 5.0V \pm 0.5V$  0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state.  $\ensuremath{\text{I}_{\text{OUT}}}$  absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when  $V_{\mbox{CC}} = \mbox{OV}.$ 

Note 5:  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Syllibol		(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	
V <sub>IH</sub>	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		V		
V <sub>IL</sub>	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8	V		
V <sub>OH</sub>	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \mu A$	
	Output Voltage	4.5	3.94			3.80		V	or $V_{IL}$ $I_{OH} = -8 \text{ mA}$	
V <sub>OL</sub>	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$	
	Output Voltage	4.5			0.36		0.44	V	or $V_{IL}$ $I_{OL} = 8 \text{ mA}$	
I <sub>OZ</sub>	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH}$ or $V_{IL}$	
	Off-State Current	5.5			±0.25		±2.5	μΑ	$V_{OUT} = V_{CC}$ or GND	
I <sub>IN</sub>	Input Leakage	0-5.5			±0.1		±1.0	μА	V <sub>IN</sub> = 5.5V or GND	
	Current	0-3.3			±0.1		±1.0	μΑ		
I <sub>CC</sub>	Quiescent Supply	5.5			4.0		40.0	μА	$V_{IN} = V_{CC}$ or GND	
	Current	5.5			4.0		40.0	μΑ		
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5			1.35		1.50	mA	V <sub>IN</sub> = 3.4V	
		5.5			1.55		1.50	IIIA	Other Input = V <sub>CC</sub> or GND	
I <sub>OFF</sub>	Output Leakage Current	0.0			0.5		5.0	μА	V <sub>OUT</sub> = 5.5V	
	(Power Down State)	0.0			0.5		5.0	μΛ		

260°C

### **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = 25^{\circ}C$		Units	Conditions	
Cymbol	T di diffetto		Тур	Limits	O.III.S	Contamons	
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.2	1.6	V	C <sub>L</sub> = 50 pF	
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-1.2	-1.6	V	C <sub>L</sub> = 50 pF	
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF	
V <sub>ILD</sub> (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF	


Note 7: Parameter guaranteed by design.

## **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°	C to +85°C	Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Onics	Conditions	
t <sub>PLH</sub>	Propagation Delay	5.0 ± 0.5		4.9	7.7	1.0	8.5	20		$C_{L} = 15 \text{ pF}$
t <sub>PHL</sub>	Time	3.0 ± 0.3		5.4	8.7	1.0	9.5	ns		$C_L = 50 pF$
$t_{PZL}$	3-STATE Output	5.0 ± 0.5		9.4	13.8	1.0	15.0	ns	$R_L = 1 k\Omega$	$C_L = 15 pF$
$t_{PZH}$	Enable Time	3.0 ± 0.3		9.9	14.8	1.0	16.0			$C_L = 50 pF$
t <sub>PLZ</sub>	3-STATE Output	5.0 ± 0.5		10.1	15.4	1.0	16.5	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t <sub>PHZ</sub>	Disable Time			10.1	13.4	1.0	10.5	115		
t <sub>OSLH</sub>	Output to	5.0 ± 0.5			1.0		1.0	ns	(Note 8)	
t <sub>OSHL</sub>	Output Skew	3.0 ± 0.3	ı		1.0		1.0	113		
C <sub>IN</sub>	Input			4	10		10	pF	V <sub>CC</sub> = Open	
	Capacitance			4	10		10	рі		
C <sub>OUT</sub>	Output			13				pF	$V_{CC} = 5.0V$	
	Capacitance		13					þΓ		
C <sub>PD</sub>	Power Dissipation		40	16				pF	(Note 9)	
	Capacitance		16					þΕ		


 $\textbf{Note 8:} \ \text{Parameter guaranteed by design.} \ t_{\text{OSLH}} = |t_{\text{PLH max}} - t_{\text{PLH min}}|; \ t_{\text{OSHL}} = |t_{\text{PHL max}} - t_{\text{PHL min}}|$ 

Note 9:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{|N} + I_{CC}/8$  (per F/F). The total  $C_{PD}$  when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation:  $C_{PD}$  (total) = 20 + 12n.



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 6.5±0.1 -0.20 7.72 4.16 64 4.4±0.1 -B-3.2 0.42 0.65 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A 0.90+0.15 -0.10 0.09-0.20 0.1±0.05 0.65 0.19-0.30 | \$\P\$ | 0.10\P\$ | A B\$ | C\$ | . -12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: 0.25 SEATING PLANE A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE $7/93.\,$ -0.6±0.1--R0.09mln -1.00 B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

## 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com