

February 1994 Revised October 2003

# 74LCX244

# **Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs**

#### **General Description**

The LCX244 contains eight non-inverting buffers with 3-STATE outputs. The device may be employed as a memory address driver, clock driver and bus-oriented transmitter/receiver. The LCX244 is designed for low voltage (2.5V or 3.3V)  $\rm V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 2.3V to 3.6V V<sub>CC</sub> specifications provided
- 6.5 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 10  $\mu$ A  $I_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm$ 24 mA output drive ( $V_{CC} = 3.0V$ )
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance: Human body model > 2000V Machine model > 200V
- Leadless DQFN package

**Note 1:** To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


# **Ordering Code:**

Order Number	Package Number	Package Description
74LCX244WM (Note 2)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX244SJ (Note 2)	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX244BQX (Note 3) (Preliminary)	MLP020B (Preliminary)	20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
74LCX244MSA (Note 2)	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LCX244MTC (Note 2)	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Note 3: DQFN package available in Tape and Reel only.

# **Logic Symbol**




# **Connection Diagrams**

Pin Assignments for SOIC, SOP, SSOP, and TSSOP



#### Pad Assignments for DQFN



(Top Through View)

# **Pin Descriptions**

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs
$I_0 - I_7$	Inputs
$O_0 - O_7$	Outputs

# **Truth Tables**

Inputs		Outputs
OE <sub>1</sub>	I <sub>n</sub>	(Pins 12, 14, 16, 18)
L	L	L
L	Н	Н
Н	Х	Z

Inputs		Outputs
OE <sub>2</sub>	In	(Pins 3, 5, 7, 9)
٦	L	L
L	Н	Н
Н	Х	Z

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

°C

#### **Absolute Maximum Ratings**(Note 4) Symbol Parameter Value Conditions Units -0.5 to +7.0 ٧ Supply Voltage $V_{CC}$ ٧ DC Input Voltage -0.5 to +7.0 $V_{I}$ DC Output Voltage Output in 3-STATE Vo -0.5 to +7.0 ٧ Output in HIGH or LOW State (Note 5) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current -50 V<sub>I</sub> < GND mΑ $I_{IK}$ DC Output Diode Current -50 V<sub>O</sub> < GND mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 mΑ lο $I_{CC}$ DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ $I_{GND}$

-65 to +150

### **Recommended Operating Conditions** (Note 6)

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V \text{ to } 3.6V$		±24	
		$V_{CC} = 2.7V \text{ to } 3.0V$		±12	mA
		$V_{CC} = 2.3V \text{ to } 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	1	0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I<sub>O</sub> Absolute Maximum Rating must be observed.

Storage Temperature

 $\mathsf{T}_{\mathsf{STG}}$ 

Note 6: Unused inputs or I/Os must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
-		Conditions	(V)	Min	Max	Ullits
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 to 2.7	1.7		V
			2.7 to 3.6	2.0		ľ
V <sub>IL</sub>	LOW Level Input Voltage		2.3 to 2.7		0.7	V
			2.7 to 3.6		0.8	v
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 to 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 to 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
1	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 to 3.6		±5.0	μΑ
loz	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 to 3.6		±5.0	
		$V_I = V_{IH}$ or $V_{IL}$	2.3 10 3.6		±3.0	μА
OFF	Power-Off Leakage Current	V <sub>I</sub> or V <sub>O</sub> = 5.5V	0		10	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	$V_{CC}$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		C to +85°C	Units
Cymbol	r arameter	Conditions	(V)	Min	Max	Onics
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	uА
		3.6V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 5.5V (Note 7)	2.3 – 3.6		±10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 7: Outputs disabled or 3-STATE only.

### **AC Electrical Characteristics**

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$						
Symbol	Parameter	V <sub>CC</sub> = 3.3	3V ± 0.3V	$V \pm 0.3V$ $V_{CC} = 2$		$\textrm{V}_{\textrm{CC}}=\textrm{2.5V}\pm\textrm{0.2}$		Units
Syllibol	Parameter	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		Units
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	6.5	1.5	7.5	1.5	7.8	
t <sub>PLH</sub>	Data to Output	1.5	6.5	1.5	7.5	1.5	7.8	ns
t <sub>PZL</sub>	Output Enable Time	1.5	8.0	1.5	9.0	1.5	10.0	ns
t <sub>PZH</sub>		1.5	8.0	1.5	9.0	1.5	10.0	115
t <sub>PLZ</sub>	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>PHZ</sub>		1.5	7.0	1.5	8.0	1.5	8.4	115
toshl	Output to Output Skew		1.0					ns
toslh	(Note 8)		1.0					115

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = 25^{\circ}C$	Units
Symbol	r al allietei	Conditions	(V)	Typical	Oillis
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_I$ = 0V or $V_{CC}$	7.0	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$ , $f = 10$ MHz	25.0	pF

### AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3V \pm 0.3V$
	$V_{CC}$ x 2 at $V_{CC}$ = 2.5V $\pm0.2V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




**Waveform for Inverting and Non-Inverting Functions** 




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and  $t_{\rm rec}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )


Symbol	V <sub>cc</sub>					
Cymbe.	3.3V $\pm$ 0.3V	2.7V	2.5V ± 0.2V			
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2			
$V_{mo}$	1.5V	1.5V	V <sub>CC</sub> /2			
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V			
$V_y$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V			










## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AC
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

#### MLP020BrevA

20-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 4.5mm
Package Number MLP020B
(Preliminary)



20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-4.16 7.72 4.4±0.1 -B-6.4 3.2 0.2 C B A PIN #1 IDENT LAND PATTERN RECOMMENDATION □ 0.1 C SEE DETAIL A · 0.90<sup>+0.15</sup> 0.09-0.20 -C-0.1±0.05 0.65 12.00 0.10 M A B C DIMENSIONS ARE IN MILLIMETERS R0.09 MIN GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND THE BAR EXTRUSIONS. SEATING PLANE $0.6 \pm 0.1$ R0.09 MIN D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 1.00 MTC20RevD1 DETAIL A

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com