INTEGRATED CIRCUITS

DATA SHEET

74LVC573A

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Product specification Supersedes data of 1998 Jul 29 2003 May 26





74LVC573A

FEATURES

- 5 V tolerant inputs/outputs, for interfacing with 5 V logic
- Supply voltage range from 1.2 to 3.6 V
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- High impedance when $V_{CC} = 0 \text{ V}$
- · Flow-through pin-out architecture
- Complies with JEDEC standard no. 8-1A
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 to +85 °C and -40 to +125 °C.

DESCRIPTION

The 74LVC573A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 or 5 V environment.

The 74LVC573A is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus-oriented applications. A Latch Enable (LE) input and an Output Enable $(\overline{\text{OE}})$ input are common to all internal latches.

The 74LVC573A consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of LE. When $\overline{\rm OE}$ is LOW, the contents of the eight latches are available at the outputs. When $\overline{\rm OE}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the $\overline{\rm OE}$ input does not affect the state of the latches.

The 74LVC573A is functionally identical to the 74LVC373A, but the 74LVC373A has a different pin arrangement.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$		
	Dn to Qn		3.4	ns
	LE to Qn		3.1	ns
Cı	input capacitance		5.0	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	15	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_I = GND$ to V_{CC} .

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

FUNCTION TABLE

See note 1.

ODEDATING MODES		INPUT	INTERNAL	OUTPUT	
OPERATING MODES	ŌĒ	LE	Dn	LATCH	Qn
Enable and read register	L	Н	L	L	L
(transparent mode)	L	Н	Н	Н	Н
Latch and read register	L	L	I	L	L
	L	L	h	Н	Н
Latch register and	Н	L	I	L	Z
disable outputs	Н	L	h	Н	Z

Note

1. H = HIGH voltage level;

h = HIGH voltage level one setup time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level;

I = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition;

X = don't care;

Z = high-impedance OFF-state.

ORDERING INFORMATION

TYPE NUMBER	TEMPERATURE RANGE		PAC	KAGE	
I TPE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74LVC573AD	−40 to +125 °C	20	SO20	plastic	SOT163-1
74LVC573ADB	−40 to +125 °C	20	SSOP20	plastic	SOT339-1
74LVC573APW	−40 to +125 °C	20	TSSOP20	plastic	SOT360-1
74LVC573ABQ	−40 to +125 °C	20	DHVQFN20	plastic	SOT764-1


PINNING


PIN	SYMBOL	DESCRIPTION
1	ŌĒ	output enable input (active LOW)
2	D0	data input
3	D1	data input
4	D2	data input
5	D3	data input
6	D4	data input
7	D5	data input
8	D6	data input
9	D7	data input
10	GND	ground (0 V)


PIN	SYMBOL	DESCRIPTION
11	LE	latch enable input (active HIGH)
12	Q7	data output
13	Q6	data output
14	Q5	data output
15	Q4	data output
16	Q3	data output
17	Q2	data output
18	Q1	data output
19	Q0	data output
20	V _{CC}	supply voltage


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A











4

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A





Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage	for maximum speed performance	2.7	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	input voltage		0	5.5	V
Vo	output voltage	output HIGH- or LOW-state	0	V _{CC}	V
		output 3-state	0	5.5	
T _{amb}	operating ambient temperature	in free air	-40	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.2 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	PARAMETER CONDITIONS		MAX.	UNIT
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input diode current	V _I < 0	_	-50	mA
VI	input voltage	note 1	-0.5	+6.5	V
I _{OK}	output diode current	V _O > V _{CC} or V _O < 0	_	±50	mA
Vo	output voltage	output HIGH- or LOW-state; note 1	-0.5	V _{CC} + 0.5	V
		output 3-state; note 1	-0.5	+6.5	V
Io	output source or sink current	$V_O = 0$ to V_{CC}	_	±50	mA
I _{CC} , I _{GND}	V _{CC} or GND current		_	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	$T_{amb} = -40 \text{ to } +125 ^{\circ}\text{C}; \text{ note } 2$	_	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO20 packages: above 70 °C the value of Ptot derates linearly with 8 mW/K.

For (T)SSOP20 packages: above 60 $^{\circ}$ C the value of P_{tot} derates linearly with 5.5 mW/K.

For DHVQFN20 packages: above 60 °C the value of Ptot derates linearly with 4.5 mW/K.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

DC CHARACTERISTICS

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

OVMDOL	DADAMETED	TEST CONDITIONS			— (1)		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
T _{amb} = -40) °C to +85 °C		•		•	•	
V _{IH}	HIGH level input voltage		1.2	V _{CC}	_	_	V
			2.7 to 3.6	2.0	_	_	V
V _{IL}	LOW-level input voltage		1.2	_	_	GND	V
			2.7 to 3.6	_	_	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_0 = -12 \text{ mA}$	2.7	V _{CC} - 0.5	_	_	V
		$I_{O} = -100 \mu A$	3.0	V _{CC} - 0.2	V _{CC}	_	V
		$I_{O} = -18 \text{ mA}$	3.0	V _{CC} - 0.6	_	_	V
		$I_{O} = -24 \text{ mA}$	3.0	V _{CC} – 0.8	_	_	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		I _O = 12 mA	2.7	_	_	0.40	V
		$I_{O} = 100 \mu A$	3.0	_	GND	0.20	V
		I _O = 24 mA	3.0	_	_	0.55	V
ILI	input leakage current	V _I = 5.5 V or GND; note 2	3.6	_	±0.1	±5	μΑ
l _{OZ}	3-state output OFF-state current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = 5.5 \text{ V or GND}$	3.6	_	0.1	±10	μΑ
I _{off}	power off leakage supply	V_I or $V_O = 5.5 \text{ V}$	0.0	_	0.1	±10	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	0.1	10	μΑ
Δl _{CC}	additional quiescent supply current per input pin	$V_I = V_{CC} - 0.6 \text{ V};$ $I_O = 0$	2.7 to 3.6	_	5	500	μΑ

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

OVMBOL	DADAMETED	TEST CONDITIONS			-> (1)		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
T _{amb} = -40) to +125 °C			-			•
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	_	_	V
			2.7 to 3.6	2.0	_	_	V
V _{IL}	LOW-level input voltage		1.2	_	_	GND	V
			2.7 to 3.6	_	_	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_{O} = -100 \mu\text{A}$	2.7 to 3.6	V _{CC} - 0.3	_	_	V
		$I_0 = -12 \text{ mA}$	2.7	V _{CC} - 0.65	_	_	V
		$I_0 = -18 \text{ mA}$	3.0	V _{CC} - 0.75	_	_	V
		$I_0 = -24 \text{ mA}$	3.0	V _{CC} – 1	_	_	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		I _O = 100 μA	2.7 to 3.6	_	_	0.3	V
		I _O = 12 mA	2.7	_	_	0.6	V
		I _O = 24 mA	3.0	_	_	0.8	V
ILI	input leakage current	V _I = 5.5 V or GND	3.6	_	_	±20	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	_	40	μΑ
ΔI_{CC}	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6 \text{ V};$ $I_{O} = 0$	2.7 to 3.6	_	_	5000	μΑ

Notes

- 1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.
- 2. The specified overdrive current at the data input forces the data input to the opposite logic input state.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

AC CHARACTERISTICS

GND = 0 V; t_r = $t_f \leq$ 2.5 ns; C_L = 50 pF; R_L = 500 $\Omega.$

CVMDOL	DADAMETED	TEST CONDI	TIONS	MIN.	TVD(1)	MAX.	
SYMBOL	PARAMETER	WAVEFORMS	V _{CC} (V)		TYP ⁽¹⁾ .		UNIT
T _{amb} = -40	to +85 °C					1	1
t _{PHL} /t _{PLH}	propagation delay Dn to Qn	see Figs 7 and 11	1.2	_	16	_	ns
			2.7	1.5	4.0	7.2	ns
			3.0 to 3.6	1.5	3.4(2)	6.2	ns
	propagation delay LE to Qn	see Figs 8 and 11	1.2	_	16	_	ns
			2.7	1.5	3.4	7.5	ns
			3.0 to 3.6	1.5	3.1 ⁽²⁾	6.5	ns
t _{PZH} /t _{PZL}	3-state output enable time see Figs 9 and 11	1.2	_	18	_	ns	
	OE to Qn		2.7	1.5	4.2	8.5	ns
	3-state output disable time		3.0 to 3.6	1.5	3.5(2)	7.5	ns
		see Figs 9 and 11	1.2	_	8	_	ns
	OE to Qn		2.7	1.5	2.9	6.5	ns
			3.0 to 3.6	1.5	2.4 ⁽²⁾	6.0	ns
t _W	LE pulse width HIGH	see Fig.8	1.2	_	_	_	ns
			2.7	3.2	_	_	ns
			3.0 to 3.6	3.2	1.6 ⁽²⁾	_	ns
t _{su}	set-up time Dn to LE	see Fig.10	1.2	_	_	_	ns
			2.7	_	_	1.7	ns
			3.0 to 3.6	_	0.3(2)	1.7	ns
t _h	hold time Dn to LE	see Fig.10	1.2	_	_	_	ns
			2.7	_	_	1.5	ns
			3.0 to 3.6	_	0.2(2)	1.4	ns
t _{sk(0)}	skew	note 3		_	_	1.0	ns

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state


74LVC573A

CVMDOL	DADAMETED	TEST CONDI	TIONS	BAINI	TVD(1)	BAAY	LINUT
SYMBOL	PARAMETER	WAVEFORMS	V _{CC} (V)	MIN.	TYP ⁽¹⁾ .	MAX.	UNIT
T _{amb} = -40	to +125 °C						
t _{PHL} /t _{PLH}	propagation delay Dn to Qn	see Figs 7 and 11	1.2	_	_	_	ns
			2.7	1.5	_	9.0	ns
			3.0 to 3.6	1.5	_	8.0	ns
	propagation delay LE to Qn	see Figs 8 and 11	1.2	_	_	_	ns
			2.7	1.5	_	9.5	ns
			3.0 to 3.6	1.5	_	8.5	ns
t _{PZH} /t _{PZL}	3-state output enable time	see Figs 9 and 11	1.2	_	_	_	ns
	OE to Qn		2.7	1.5	_	11.0	ns
			3.0 to 3.6	1.5	_	9.5	ns
	3-state output disable time	see Figs 9 and 11	1.2	_	_	_	ns
	OE to Qn		2.7	1.5	_	8.5	ns
			3.0 to 3.6	1.5		7.5	ns

Notes


- 1. All typical values are measured at $T_{amb} = 25$ °C.
- 2. These typical values are measured at V_{CC} = 3.3 V
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.


AC WAVEFORMS



Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A





Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A





Fig.10 Data set-up and hold times for the Dn input to the LE input.



TEST	S1
t _{PLH} /t _{PHL}	open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND

V _{CC}	VI				
<2.7 V	V _{CC}				
2.7 to 3.6 V	2.7 V				

Definitions for test circuit:

R_L = load resistor.

 $\ensuremath{\text{C}_{\text{L}}}$ = load capacitance includes jig and probe capacitance.

 R_T = termination resistance should be equal to Z_0 of pulse generators.


Fig.11 Load circuitry for switching times.

74LVC573A

PACKAGE OUTLINES

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19	

74LVC573A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT339-1		MO-150				99-12-27 03-02-19	

74LVC573A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT360-1		MO-153			99-12-27 03-02-19	

2003 May 26 15

74LVC573A

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1



Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all the BGA packages
 - for packages with a thickness ≥ 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD					
PACKAGE	WAVE	REFLOW ⁽²⁾				
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable				
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable				
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable				
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable				
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁶⁾	suitable				

Notes

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/02/pp20

Date of release: 2003 May 26

Document order number: 9397 750 10494

Let's make things better.





