INTEGRATED CIRCUITS

DATA SHEET

74LVC00AQuad 2-input NAND gate

Product specification Supersedes data of 2002 Mar 05 2003 May 07





74LVC00A

FEATURES

- 5 V tolerant inputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- · Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- Complies with JEDEC standard no. 8-1A
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V.
- Specified from -40 to +85 °C and -40 to +125 °C.

DESCRIPTION

The 74LVC00A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 and 5 V environment.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.

The 74LVC00A provides the 2-input NAND function.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f \le 2.5 \, \text{ns}$.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.1	ns
C _I	input capacitance		4.0	pF
C _{PD}	power dissipation capacitance per gate	V _{CC} = 3.3 V; notes 1 and 2	15	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_I = GND$ to V_{CC} .

ORDERING INFORMATION

TYPE NUMBER	PACKAGE										
I TPE NOWIBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE						
74LVC00AD	-40 to +125 °C	14	SO14	plastic	SOT108-1						
74LVC00ADB	–40 to +125 °C	14	SSOP14	plastic	SOT337-1						
74LVC00APW	–40 to +125 °C	14	TSSOP14	plastic	SOT402-1						
74LVC00ABQ	-40 to +125 °C	14	DHVQFN14	plastic	SOT762-1						

Quad 2-input NAND gate

74LVC00A

FUNCTION TABLE

See note 1.

INF	PUT	OUTPUT
nA	nB	nY
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

Note


1. H = HIGH voltage level;


L = LOW voltage level.


PINNING


PIN	SYMBOL	DESCRIPTION
1	1A	data input
2	1B	data input
3	1Y	data output
4	2A	data input
5	2B	data input
6	2Y	data output
7	GND	ground (0 V)
8	3Y	data output
9	3A	data input
10	3B	data input
11	4Y	data output
12	4A	data input
13	4B	data input
14	V _{CC}	supply voltage

74LVC00A










Quad 2-input NAND gate

74LVC00A



RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage	for maximum speed performance	2.7	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	input voltage		0	5.5	V
Vo	output voltage		0	V _{CC}	V
T _{amb}	operating ambient temperature		-40	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.2 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input diode current	V _I < 0	_	-50	mA
VI	input voltage	note 1	-0.5	+6.5	V
I _{OK}	output diode current	$V_O > V_{CC}$ or $V_O < 0$	_	±50	mA
Vo	output voltage	note 1	-0.5	V _{CC} + 0.5	V
I _O	output source or sink current	$V_O = 0$ to V_{CC}	_	±50	mA
I_{CC} , I_{GND}	V _{CC} or GND current		_	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	$T_{amb} = -40 \text{ to } +125 ^{\circ}\text{C}; \text{ note } 2$	_	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO14 packages: above 70 °C derate linearly with 8 mW/K.

For SSOP14 and TSSOP14 packages: above 60 $^{\circ}$ C derate linearly with 5.5 mW/K.

For DHVQFN14 packages: above 60 $^{\circ}\text{C}$ derate linearly with 4.5 mW/K.

Quad 2-input NAND gate

74LVC00A

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

OVMDOL	DADAMETED	TEST CONDITIO	NS	BAINI	TVD (1)	MAY	LINUT
SYMBOL	PARAMETER OTHER		V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
T _{amb} = -40) to +85 °C						
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	_	-	V
			2.7 to 3.6	2.0	_	_	V
V _{IL}	LOW-level input voltage		1.2	_	_	GND	V
			2.7 to 3.6	_	_	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_{O} = -100 \mu\text{A}$	2.7 to 3.6	V _{CC} – 0.2	_	-	V
		$I_{O} = -12 \text{ mA}$	2.7	V _{CC} – 0.5	_	-	V
		$I_{O} = -18 \text{ mA}$	3.0	V _{CC} – 0.6	_	-	V
		$I_{O} = -24 \text{ mA}$	3.0	V _{CC} – 0.8	_	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		I _O = 100 μA	2.7 to 3.6	_	_	0.2	V
		I _O = 12 mA	2.7	_	_	0.4	V
		I _O = 24 mA	3.0	_	_	0.55	V
ILI	input leakage current	V _I = 5.5 V or GND	3.6	_	±0.1	±5	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	0.1	10	μΑ
ΔI_{CC}	additional quiescent supply current per input pin	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0$	2.7 to 3.6	_	5	500	μΑ

Quad 2-input NAND gate

74LVC00A

OVMDOL	DADAMETED	TEST CONDITIO	NS		TVD (1)	BAAY.		
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	UNIT	
T _{amb} = -40) to +125 °C				•			
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	_	_	V	
			2.7 to 3.6	2.0	_	_	V	
V _{IL}	LOW-level input voltage		1.2	_	_	GND	V	
			2.7 to 3.6	_	_	0.8	V	
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_{O} = -100 \mu A$	2.7 to 3.6	V _{CC} – 0.3	_	-	V	
		$I_{O} = -12 \text{ mA}$	2.7	V _{CC} – 0.65	_	-	V	
		$I_{O} = -18 \text{ mA}$	3.0	V _{CC} – 0.75	_	-	V	
		$I_O = -24 \text{ mA}$	3.0	V _{CC} – 1	_	-	V	
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		I _O = 100 μA	2.7 to 3.6	_	_	0.3	V	
		I _O = 12 mA	2.7	_	_	0.6	V	
		I _O = 24 mA	3.0	_	_	0.8	V	
ILI	input leakage current	V _I = 5.5 V or GND	3.6	_	_	±20	μΑ	
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	_	40	μΑ	
ΔI_{CC}	additional quiescent supply current per input pin	$V_1 = V_{CC} - 0.6 \text{ V}; I_O = 0$	2.7 to 3.6	_	_	5000	μΑ	

Note

^{1.} All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 $^{\circ}C.$

Quad 2-input NAND gate

74LVC00A

AC CHARACTERISTICS


GND = 0 V; $t_r = t_f \le 2.5 \text{ ns.}$

CVMDOL	PARAMETER	TEST CO	NDITIONS	NAINI	TYP.	MAX.	LINUT
$t_{sk(0)}$ ske $T_{amb} = -40 \text{ to}$ t_{PHL}/t_{PLH} pro	PARAMETER	WAVEFORMS V _{CC} (V)		MIN.	I TP.	WAX.	UNIT
T _{amb} = -40) to +85 °C	•			•		
t _{PHL} /t _{PLH}	propagation delay	see Figs 6 and 7	V _{CC} = 1.2	_	12	_	ns
	nA, nB to nY		V _{CC} = 2.7	1.5	2.4	5.1	ns
			$V_{CC} = 3.0 \text{ to } 3.6$	1.0	2.1(1)	4.3	ns
t _{sk(0)}	skew	note 2	$V_{CC} = 3.0 \text{ to } 3.6$	_	_	1.0	ns
T _{amb} = -40) to +125 °C						
t _{PHL} /t _{PLH}	propagation delay	see Figs 6 and 7	V _{CC} = 1.2	_	_	_	ns
	nA, nB to nY		V _{CC} = 2.7	1.5	_	6.5	ns
			$V_{CC} = 3.0 \text{ to } 3.6$	1.0	_	5.5	ns
t _{sk(0)}	skew	note 2	$V_{CC} = 3.0 \text{ to } 3.6$	_	_	1.5	ns

Notes

- 1. Typical value is measured at $V_{CC} = 3.3 \text{ V}$.
- 2. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

AC WAVEFORMS



 V_M = 1.5 V at $V_{CC} \ge 2.7$ V;


 $V_M = 0.5 V_{CC}$ at $V_{CC} < 2.7 V$.

 V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig.6 The input nA, nB to output nY propagation delays.

Quad 2-input NAND gate

74LVC00A



V _{CC}	VI	t _{PLH} /t _{PHL}
1.2 V	V _{CC}	open
2.7 V	2.7 V	open
3.0 to 3.6 V	2.7 V	open

Definitions for test circuit:

 R_L = Load resistor.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig.7 Load circuitry for switching times.


Quad 2-input NAND gate

74LVC00A

PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

mm

inches

1.75

0.069

0.010

0.004

0.057

0.049

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.019 0.0100 0.014 0.0075

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012			99-12-27 03-02-19

1.27

0.05

0.244

0.228

3.8

0.16

0.15

0.35

0.34

1.05

0.041

0.039

0.016

0.028

0.024

0.25

0.01

0.25

0.01

0.004

0°

0.028

0.012

2003 May 07 10


0.25

0.01

74LVC00A

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT337-1		MO-150				99-12-27 03-02-19	

2003 May 07 11

74LVC00A

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

٠	Plint Live (in in and the original dimensions)																		
ι	JNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°


Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT402-1		MO-153				-99-12-27 03-02-18	

74LVC00A

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1



Quad 2-input NAND gate

74LVC00A

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept:

- below 220 °C for all the BGA packages and packages with a thickness ≥ 2.5mm and packages with a thickness <2.5 mm and a volume ≥350 mm³ so called thick/large packages
- below 235 °C for packages with a thickness <2.5 mm and a volume <350 mm³ so called small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

14

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

2003 May 07

Quad 2-input NAND gate

74LVC00A

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW ⁽²⁾			
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable			
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable			
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable			
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁶⁾	suitable			

Notes

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Quad 2-input NAND gate

74LVC00A

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Quad 2-input NAND gate

74LVC00A

NOTES

Quad 2-input NAND gate

74LVC00A

NOTES

Quad 2-input NAND gate

74LVC00A

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/04/pp20

Date of release: 2003 May 07

Document order number: 9397 750 10526

Let's make things better.

Philips Semiconductors



