
INTEGRATED CIRCUITS



Product specification Supersedes data of 2000 Jun 21 2003 May 16



HILIP

### 74LVC543A

#### FEATURES

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Supply voltage range from 1.2 to 3.6 V
- Complies with JEDEC standard no. 8-1A
- CMOS low-power consumption
- Direct interface with TTL levels
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- · Separate controls for data flow in each direction
- 3-state non-inverting outputs for bus oriented applications
- High-impedance when  $V_{CC} = 0 V$ .

#### DESCRIPTION

The 74LVC543A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC543A is an octal registered transceiver containing two sets of D-type latches for temporary storage of the data flow in either direction. Separate latch enable inputs ( $\overline{LE}_{AB}$  and  $\overline{LE}_{BA}$ ) and output enable inputs ( $\overline{OE}_{AB}$  and  $\overline{OE}_{BA}$ ) are provided for each register to permit independent control of inputting and outputting in either direction of the data flow.

The 74LVC543A contains eight D-type latches, with separate inputs and controls for each set. For data flow from A to B, for example, the A to B enable input ( $\overline{E}_{AB}$ ) must be LOW in order to enter data from A0 to A7 or take data from B0 to B7, as indicated in the "Function table". With pin  $\overline{E}_{AB}$  LOW, a LOW signal on the A to B latch enable input ( $\overline{LE}_{AB}$ ) makes the A to B latches transparent; a subsequent LOW-to-HIGH transition of the  $\overline{LE}_{AB}$  signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With pins  $\overline{E}_{AB}$  and  $\overline{OE}_{AB}$  both LOW, the 3-state B output buffers are active and display the data present at the outputs of the A latches.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \text{ °C}$ ;  $t_r = t_f \le 2.5 \text{ ns.}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay An to Bn	$C_{L} = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	3.3	ns
CI	input capacitance		5.0	pF
C <sub>I/O</sub>	input/output capacitance		10.0	pF
C <sub>PD</sub>	power dissipation capacitance per latch	V <sub>CC</sub> = 3.3 V; note 1	27	pF

#### Note

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

### 74LVC543A

FUNCTION TABLE

See note 1.

OPERATING		INPUT				
MODES	OEXX	Exx	LEXX	DATA	OUTPUT	
Disabled	Н	Х	Х	Х	Z	
	Х	Н	X	Х	Z	
Disabled plus latch	L	$\uparrow$	L	h	Z	
	L	$\uparrow$	L	I	Z	
Latch plus display	L	L	1	h	Н	
	L	L	1	I	L	
Transparent	L	L	L	Н	Н	
	L	L	L	L	L	
Hold (do nothing)	L	L	Н	Х	NC	

#### Note

1. XX = AB for A to B direction; BA for B to A direction;

H = HIGH voltage level;

L = LOW voltage level;

h = HIGH state must be present one set-up time before the LOW-to-HIGH transition of  $\overline{LE}_{AB}$ ,  $\overline{LE}_{BA}$ ,  $\overline{E}_{AB}$  and  $\overline{E}_{BA}$ ;


I = LOW state must be present one set-up time before the LOW-to-HIGH transition of  $\overline{LE}_{AB}$ ,  $\overline{LE}_{BA}$ ,  $\overline{E}_{AB}$  and  $\overline{E}_{BA}$ ;


- X = don't care;
- $\uparrow$  = LOW-to-HIGH level transition;
- NC = no change;
- Z = high-impedance OFF-state.


#### **ORDERING INFORMATION**

		PACKAGE				
TYPE NUMBER TEMPERATURE RANGE PINS		PACKAGE	MATERIAL	CODE		
74LVC543AD	–40 to +85 °C	24	Small Outline (SO)	plastic	SOT137-1	
74LVC543ADB	–40 to +85 °C	24	Shrink Small Outline (SSOP) Type II	plastic	SOT340-1	
74LVC543APW	–40 to +85 °C	24	Thin Shrink Small Outline (TSSOP) Type I plastic SOT		SOT355-1	


PINNING		
PIN	SYMBOL	DESCRIPTION
1	LE <sub>BA</sub>	B to A latch enable input (active LOW)
2	OE <sub>BA</sub>	B to A output enable input (active LOW)
3, 4, 5, 6, 7, 8, 9 10	A0 to A7	A data inputs/outputs
11	Ē <sub>AB</sub>	A to B enable input (active LOW)
12	GND	ground (0 V)
22, 21, 20, 19, 18, 17, 16, 15	B0 to B7	B data inputs/outputs
13	OE <sub>AB</sub>	A to B output enable input (active LOW)
14	LEAB	A to B latch enable input (active LOW)
23	Ē <sub>BA</sub>	B to A enable input (active LOW)
24	V <sub>CC</sub>	positive supply voltage







### 74LVC543A



### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage	for maximum speed performance	2.7	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	input voltage		0	5.5	V
V <sub>I/O</sub>	output voltage	output HIGH or LOW state	0	V <sub>CC</sub>	V
V <sub>I/O</sub>	input voltage	output 3-state	0	5.5	V
T <sub>amb</sub>	operating ambient temperature	in free air	-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times	$V_{CC}$ = 1.2 to 2.7 V	0	20	ns/V
		V <sub>CC</sub> = 2.7 to 3.6 V	0	10	ns/V

### 74LVC543A

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V); note 1.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input diode current	V <sub>1</sub> < 0	-	-50	mA
VI	input voltage	note 2	-0.5	+6.5	V
I <sub>OK</sub>	output diode current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0	_	±50	mA
V <sub>I/O</sub>	output voltage	output HIGH or LOW state; note 2	-0.5	V <sub>CC</sub> +0.5	V
V <sub>I/O</sub>	input voltage	output 3-state; note 2		+6.5	V
lo	output source or sink current	$V_{O} = 0$ to $V_{CC}$	_	±50	mA
I <sub>CC</sub> , I <sub>GND</sub>	V <sub>CC</sub> or GND current		-	±100	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	power dissipation				
	SO package	above 70 °C derate linearly with 8 mW/K	_	500	mW
	SSOP and TSSOP packages	above 60 °C derate linearly with 5.5 mW/K	_	500	mW

#### Notes

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 74LVC543A

### DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

evmpoi		TEST CONDITIONS					
SYMBOL	PARAMETER	OTHER	V <sub>CC</sub> (V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	UNIT
$T_{amb} = -40$	) to +85 °C						
V <sub>IH</sub>	HIGH-level input		1.2	V <sub>CC</sub>	-	-	V
	voltage		2.7 to 3.6	2.0	_	-	V
V <sub>IL</sub>	LOW-level input		1.2	-	_	GND	V
	voltage		2.7 to 3.6	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	voltage	$I_{O} = -12 \text{ mA}$	2.7	$V_{CC} - 0.5$	-	-	V
		I <sub>O</sub> = -100 μA	3.0	$V_{CC} - 0.2$	V <sub>CC</sub>	-	V
		I <sub>O</sub> = -18 mA	3.0	$V_{CC} - 0.6$	-	-	V
		I <sub>O</sub> = -24 mA	3.0	$V_{CC} - 0.8$	_	-	V
V <sub>OL</sub>	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	voltage	I <sub>O</sub> = 12 mA	2.7	-	-	0.40	V
		I <sub>O</sub> = 100 μA	3.0	-	GND	0.20	V
		I <sub>O</sub> = 24 mA	3.0	-	-	0.55	V
ILI	input leakage current	$V_1 = 5.5 V \text{ or GND}; \text{ not}$ for I/O pins	3.6	-	±0.1	±5	μA
I <sub>IHZ</sub> , I <sub>ILZ</sub>	input current for common I/O pins	V <sub>1</sub> = 5.5 V or GND	3.6	-	±0.1	±15	μA
I <sub>OZ</sub>	3-state output OFF-state current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{O} = 5.5 \text{ V or GND}$	3.6	-	0.1	±10	μA
l <sub>off</sub>	power off leakage supply current	$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0.0	-	0.1	±10	μA
I <sub>CC</sub>	quiescent supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$	3.6	-	0.1	10	μA
$\Delta I_{CC}$	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6 V; I_{O} = 0$	2.7 to 3.6	-	5	500	μΑ

#### Note

1. All typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.

### 74LVC543A

### AC CHARACTERISTICS

### GND = 0 V; $t_r = t_f = 2.5$ ns; $C_L = 50$ pF.


SYMBOL	PARAMETER	WAVEFORMS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub> = 3.0 t	to 3.6 V; note 1					
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay An to Bn; Bn to An	see Figs 5 and 9	1.5	3.3	7	ns
	propagation delay $\overline{LE}_{BA}$ to An; $\overline{LE}_{AB}$ to Bn	see Figs 6 and 9	1.5	4.1	8.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}_{BA}$ to An; $\overline{OE}_{AB}$ to Bn	see Figs 7 and 9	1.5	4.2	7.7	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}_{BA}$ to An; $\overline{OE}_{AB}$ to Bn	see Figs 7 and 9	1.5	3.4	7.0	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{E}_{BA}$ to An; $\overline{E}_{AB}$ to Bn	see Figs 7 and 9	1.5	4.4	8.0	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{E}_{BA}$ to An; $\overline{E}_{AB}$ to Bn	see Figs 7 and 9	1.5	3.6	7.0	ns
t <sub>W</sub>	IE <sub>XX</sub> pulse with LOW	see Fig.6	3.0	0.9	-	ns
t <sub>su</sub>	set-up time An, Bn to $\overline{LE}_{XX}$ ; An, Bn to $\overline{E}_{XX}$	see Fig.8	+1.5	-0.5	-	ns
t <sub>h</sub>	hold time An, Bn to $\overline{LE}_{XX}$ ; An, Bn to $\overline{E}_{XX}$	see Fig.8	1.5	0.6	-	ns
$V_{\rm CC} = 2.7$	V					
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay An to Bn; Bn to An	see Figs 5 and 9	1.5	-	8	ns
	propagation delay $\overline{LE}_{BA}$ to An; $\overline{LE}_{AB}$ to Bn	see Figs 6 and 9	1.5	-	9.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}_{BA}$ to An; $\overline{OE}_{AB}$ to Bn	see Figs 7 and 9	1.5	-	9.2	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}_{BA}$ to An; $\overline{OE}_{AB}$ to Bn	see Figs 7 and 9	1.5	-	7.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{E}_{BA}$ to An; $\overline{E}_{AB}$ to Bn	see Figs 7 and 9	1.5	_	9.3	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{E}_{BA}$ to An; $\overline{E}_{AB}$ to Bn	see Figs 7 and 9	1.5	_	7.5	ns
t <sub>W</sub>	LE <sub>XX</sub> pulse with LOW	see Fig.6	3.0	_	-	ns
t <sub>su</sub>	set-up time An, Bn to $\overline{\text{LE}}_{XX}$ ; An, Bn to $\overline{\text{E}}_{XX}$	see Fig.8	1.5	-	-	ns
t <sub>h</sub>	hold time An, Bn to $\overline{LE}_{XX}$ ; An, Bn to $\overline{E}_{XX}$	see Fig.8	1.5	-	-	ns
V <sub>CC</sub> = 1.2	V		·			-
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay An to Bn; Bn to An	see Figs 5 and 9	-	13.0	-	ns
	propagation delay $\overline{LE}_{BA}$ to An; $\overline{LE}_{AB}$ to Bn	see Figs 6 and 9	_	16.0	-	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	$\overline{OE}_{AB}$ to Bn	see Figs 7 and 9	-	15.0	-	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}_{BA}$ to An; $\overline{OE}_{AB}$ to Bn	see Figs 7 and 9	-	8.0	-	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{E}_{BA}$ to An; $\overline{E}_{AB}$ to Bn	see Figs 7 and 9	-	15.0	-	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{E}_{BA}$ to An; $\overline{E}_{AB}$ to Bn	see Figs 7 and 9	-	8.0	-	ns
t <sub>VV</sub>	LE <sub>XX</sub> pulse with LOW	see Fig.6	-	4.0	-	ns
t <sub>su</sub>	set-up time An, Bn to $\overline{LE}_{XX}$ ; An, Bn to $\overline{E}_{XX}$	see Fig.8	-	-1.5	-	ns
t <sub>h</sub>	hold time An, Bn to $\overline{LE}_{XX}$ ; An, Bn to $\overline{E}_{XX}$	see Fig.8	_	2.0	-	ns


#### Note


1. Typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.


### 74LVC543A


#### AC WAVEFORMS














### 74LVC543A

03-02-19

#### PACKAGE OUTLINES







### 2003 May 16

#### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

### 74LVC543A

#### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD		
	WAVE	REFLOW <sup>(2)</sup>	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable	
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	
SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable	

#### Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

74LVC543A

#### DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

74LVC543A

NOTES

74LVC543A

NOTES

# Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/04/pp20

Date of release: 2003 May 16

Document order number: 9397 750 10034

SCA75

Let's make things better.





Philips Semiconductors