

74ACT11648  
OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS

SCAS115 – D3458, MARCH 1990 – REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Independent Registers A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C

#### description

The 74ACT11648 consists of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). Examples of the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers are shown in Figure 1.

Enable ( $\bar{G}$ ) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable  $\bar{G}$  is active (low). In the isolation mode (control  $\bar{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 74ACT11648 is characterized for operation from – 40°C to 85°C.

DW PACKAGE (TOP VIEW)		
$\bar{G}$	1	28 CAB
A1	2	27 SAB
A2	3	26 B1
A3	4	25 B2
A4	5	24 B3
GND	6	23 B4
GND	7	22 V <sub>CC</sub>
GND	8	21 V <sub>CC</sub>
GND	9	20 B5
A5	10	19 B6
A6	11	18 B7
A7	12	17 B8
A8	13	16 CBA
DIR	14	15 SBA

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-1




Figure 1. Bus-Management Functions

74ACT11648  
OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS


SCAS115 – D3458, MARCH 1990 – REVISED APRIL 1993

FUNCTION TABLE


$\bar{G}$	DIR	INPUTS			DATA I/O		OPERATION OR FUNCTION	
		CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	$\uparrow$	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	$\uparrow$	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	$\uparrow$	$\uparrow$	X	X	Input	Input	Store A and B Data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time $\bar{B}$ Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored $\bar{B}$ Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time $\bar{A}$ Data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored $\bar{A}$ Data to B Bus

† The data output functions may be enabled or disabled by various signals at the  $\bar{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}$ + 0.5 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	± 50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	± 50 mA
Continuous current through $V_{CC}$ or GND .....	± 200 mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage		2		V
$V_{IL}$	Low-level input voltage			0.8	V
$V_I$	Input voltage	0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		V
$I_{OH}$	High-level output current			-24	mA
$I_{OL}$	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		ns/V
$T_A$	Operating free-air temperature	-40		85	°C

74ACT11648  
OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS

SCAS115 – D3458, MARCH 1990 – REVISED APRIL 1993

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	4.4		4.4	V	5.4	V
		5.5 V	5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.8			
		5.5 V	4.94		4.8			
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V			3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V		0.1	0.1	V	0.1	V
		5.5 V		0.1	0.1			
	I <sub>OL</sub> = 24 mA	4.5 V		0.36	0.44			
		5.5 V		0.36	0.44			
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V			1.65			
I <sub>I</sub>	Control Inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	µA	
I <sub>OZ</sub>	A or B ports <sup>‡</sup>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.5	± 5	µA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	80	µA	
ΔI <sub>CC</sub> <sup>§</sup>		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9	1	mA	
C <sub>i</sub>	Control Inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4.5				pF
C <sub>io</sub>	A or B ports	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	12				

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements over recommended range of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

		T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX			
f <sub>clock</sub>	Clock frequency	0	90	0	75	MHz
t <sub>w</sub>	Pulse duration, CAB or CBA high or low	6.7		6.7		ns
t <sub>su</sub>	Setup time, A before CAB↑ or B before CBA↑	5		5		ns
t <sub>h</sub>	Hold time, A after CAB↑ or B after CBA↑	2		2		ns

74ACT11648

OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS

SCAS115 – D3458, MARCH 1990 – REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage operating free-air temperature (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			75		75			MHz
t <sub>PLH</sub>	A or B	B or A	2.4	6.5	9.5	2.4	10.7	ns
t <sub>PHL</sub>			4.4	8.5	11.3	4.4	12.7	
t <sub>PZH</sub>	G̅	A or B	4.2	9.2	13	4.2	14.6	ns
t <sub>PZL</sub>			4.3	9.8	13.9	4.3	15.6	
t <sub>PHZ</sub>	G̅	A or B	5.7	8.7	11.3	5.7	12.2	ns
t <sub>PLZ</sub>			5.3	8.1	10.5	5.3	11.4	
t <sub>PLH</sub>	CBA or CAB	A or B	5.2	9.4	12	5.2	13.7	ns
t <sub>PHL</sub>			6	10.5	13.5	6	15.2	
t <sub>PLH</sub>	SAB or SBA <sup>†</sup> (with A or B high)	A or B	4.7	8.6	11.3	4.7	12.9	ns
t <sub>PHL</sub>			3.8	8.6	12	3.8	13.4	
t <sub>PLH</sub>	SBA or SAB <sup>†</sup> (with A or B low)	A or B	2.6	7.1	10.2	2.6	11.5	ns
t <sub>PHL</sub>			5.4	9.7	12.6	5.4	14.1	
t <sub>PZH</sub>	DIR	A or B	3.9	9.8	14.9	3.9	16.9	ns
t <sub>PZL</sub>			3.9	10.8	15.1	3.9	17.2	
t <sub>PHZ</sub>	DIR	A or B	4.5	8.2	10.6	4.5	11.5	ns
t <sub>PLZ</sub>			3.9	7.3	9.6	3.9	11.3	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

operating characteristics, V<sub>CC</sub> = 5 V, TA = 25°C





PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceivers	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	61	pF
		Outputs disabled		15	

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.