

DATA SHEET

74ALVC162835

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

Product specification

1999 Mar 18

IC24 Data Handbook

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- Output drive capability 50Ω transmission lines @ $85^\circ C$
- Current drive ± 24 mA at 3.0 V
- Integrated 30Ω termination resistors

DESCRIPTION

The 74ALVC162835 is an 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP).


When LE is HIGH, the A to Y data flow is transparent. When LE is LOW and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop.

The 74ALVC162835 is designed with 30Ω _series resistors in both HIGH or LOW output stages.

When \overline{OE} is LOW the outputs are active. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latch/flip -flop.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

PIN CONFIGURATION



SH00130

QUICK REFERENCE DATA

$GND = 0V$; $T_{amb} = 25^\circ C$; $t_r = t_f \leq 2.5ns$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay An to Y_n ; LE to Y_n ; CP to Y_n	$V_{CC} = 3.3V$, $C_L = 50pF$	2.9 3.5 3.3	ns
F_{max}	Maximum clock frequency	$V_{CC} = 3.3V$, $C_L = 50pF$	240	MHz
C_I	Input capacitance		4.0	pF
$C_{I/O}$	Input/Output capacitance		8.0	pF
C_{PD}	Power dissipation capacitance per buffer	$V_I = GND$ to V_{CC}^1	transparent mode Output enabled Output disabled Clocked mode Output enabled Output disabled	pF
			10 3 21 15	

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

where: f_i = input frequency in MHz; C_L = output load capacitance in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V; $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DRAWING NUMBER
56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II	-40°C to +85°C	74ALVC162835 DGG	AC162835 DGG	SOT364-1


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 2, 55	NC	No connection
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	Y_0 to Y_{17}	Data outputs
4, 11, 18, 25, 32, 39, 46, 53, 56	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage
27	\overline{OE}	Output enable input (active LOW)
28	LE	Latch enable input (active HIGH)
30	CP	Clock input
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	A ₀ to A ₁₇	Data inputs

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

\overline{OE}	LE	CP	INPUTS		OUTPUTS Y
			X	X	
H	X	X	X	X	Z
L	H	X	L	L	L
L	H	X	H	H	H
L	L	↑	L	L	L
L	L	↑	H	H	H
L	L	H	X		Y_0^1
L	L	L	X		Y_0^2

H = HIGH voltage level

L = LOW voltage level

X = Don't care

Z = High impedance "off" state

↑ = LOW-to-HIGH level transition

NOTES:

1. Output level before the indicated steady-state input conditions were established, provided that CP is high before LE goes low.
2. Output level before the indicated steady-state input conditions were established.

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	V
	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V_I	DC Input voltage range		0	V_{CC}	V
V_O	DC output voltage range		0	V_{CC}	V
T_{amb}	Operating free-air temperature range		-40	+85	°C
t_r, t_f	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0\text{V}$ $V_{CC} = 3.0 \text{ to } 3.6\text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +4.6	V
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
V_I	DC input voltage	Note 1	-0.5 to +4.6	V
I_{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
V_O	DC output voltage	Note 1	-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I_{GND}, I_{CC}	DC V_{CC} or GND current		±100	mA
T_{stg}	Storage temperature range		-65 to +150	°C
P_{TOT}	Power dissipation per package -plastic medium-shrink (SSOP) -plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

NOTE:

- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V_{IH}	HIGH level Input voltage	$V_{CC} = 2.3$ to $2.7V$	1.7	1.2		V	
		$V_{CC} = 2.7$ to $3.6V$	2.0	1.5			
V_{IL}	LOW level Input voltage	$V_{CC} = 2.3$ to $2.7V$		1.2	0.7	V	
		$V_{CC} = 2.7$ to $3.6V$		1.5	0.8		
V_{OH}	HIGH level output voltage	$V_{CC} = 2.3$ to $3.6V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -100\mu A$	$V_{CC} - 0.2$	V_{CC}		V	
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -4mA$	$V_{CC} - 0.4$	$V_{CC} - 0.11$			
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -6mA$	$V_{CC} - 0.6$	$V_{CC} - 0.17$			
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -4mA$	$V_{CC} - 0.5$	$V_{CC} - 0.09$			
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -8mA$	$V_{CC} - 0.7$	$V_{CC} - 0.19$			
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -6mA$	$V_{CC} - 0.6$	$V_{CC} - 0.13$			
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	$V_{CC} - 1.0$	$V_{CC} - 0.27$			
V_{OL}	LOW level output voltage	$V_{CC} = 2.3$ to $3.6V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100\mu A$		GND	0.20	V	
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 4mA$		0.07	0.40		
		$V_{CC} = 2.3V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 6mA$		0.11	0.55		
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 4mA$		0.06	0.40		
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 8mA$		0.13	0.60		
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 6mA$		0.09	0.55		
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$		0.19	0.80		
I_I	Input leakage current	$V_{CC} = 2.3$ to $3.6V$; $V_I = V_{CC}$ or GND		0.1	5	μA	
I_{OZ}	3-State output OFF-state current	$V_{CC} = 2.3$ to $3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND		0.1	10	μA	
I_{CC}	Quiescent supply current	$V_{CC} = 2.3$ to $3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.2	40	μA	
ΔI_{CC}	Additional quiescent supply current	$V_{CC} = 2.3V$ to $3.6V$; $V_I = V_{CC} - 0.6V$; $I_O = 0$		150	750	μA	

NOTES:

- All typical values are at $T_{amb} = 25^\circ C$.

**18-bit universal bus driver with 30Ω termination
resistors and 5V tolerant inputs (3-State)**

74ALVC162835

AC CHARACTERISTICS FOR $V_{CC} = 2.3V$ TO $2.7V$ RANGE

GND = 0V; $t_r = t_f \leq 2.0\text{ns}$; $C_L = 30\text{pF}$

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$V_{CC} = 2.3$ to 2.7V				
			MIN	TYP ¹	MAX		
t_{PHL}/t_{PLH}	Propagation delay An to Y_n	1, 7	1.0	3.5	5.0	ns	
	Propagation delay LE to Y_n	2, 7	1.3	4.1	5.9		
	Propagation delay CP to Y_n	4, 7	1.4	4.0	6.3		
t_{PZH}/t_{PZL}	3-State output enable time \overline{OE} to Y_n	6, 7	1.4	3.8	6.3	ns	
t_{PHZ}/t_{PLZ}	3-State output disable time \overline{OE} to Y_n	6, 7	1.0	2.6	4.7	ns	
t_W	CP pulse width HIGH or LOW	4, 7	3.3	1.0	—	ns	
	LE pulse width HIGH	2, 7	3.3	0.7	—		
t_{SU}	Set-up time An to CP	5, 7	2.2	0.2	—	ns	
	Set-up time An to LE	5, 7	0.6	—0.1	—		
t_h	Hold time An to CP	3, 7	0.6	0.2	—	ns	
	Hold time An to LE	3, 7	1.4	0.4	—		
F_{max}	Maximum clock pulse frequency	4, 7	150	190	—	MHz	

NOTE:

1. All typical values are at $V_{CC} = 2.5\text{V}$ and $T_{amb} = 25^\circ\text{C}$.

AC CHARACTERISTICS FOR $V_{CC} = 3.0V$ TO $3.6V$ RANGE AND $V_{CC} = 2.7V$

GND = 0V; $t_r = t_f \leq 2.5\text{ns}$; $C_L = 50\text{pF}$

SYMBOL	PARAMETER	WAVEFORM	LIMITS			LIMITS			UNIT	
			$V_{CC} = 3.3 \pm 0.3\text{V}$			$V_{CC} = 2.7\text{V}$				
			MIN	TYP ^{1, 2}	MAX	MIN	TYP ¹	MAX		
t_{PHL}/t_{PLH}	Propagation delay An to Y_n	1, 7	1.0	2.9	4.2	1.0	3.3	5.0	ns	
	Propagation delay LE to Y_n	2, 7	1.3	3.4	5.1	1.3	3.8	5.8		
	Propagation delay CP to Y_n	4, 7	1.4	3.3	5.9	1.4	3.7	6.1		
t_{PZH}/t_{PZL}	3-State output enable time \overline{OE} to Y_n	6, 7	1.1	3.4	5.5	1.1	4.0	6.5	ns	
t_{PHZ}/t_{PLZ}	3-State output disable time \overline{OE} to Y_n	6, 7	1.3	3.0	4.5	1.3	3.2	4.9	ns	
t_W	CP pulse width HIGH or LOW	4, 7	3.3	0.7	—	3.3	1.2	—	ns	
	LE pulse width HIGH	2, 7	3.3	0.6	—	3.3	0.6	—		
t_{SU}	Set-up time An to CP	5, 7	1.4	0.1	—	1.4	0.2	—	ns	
	Set-up time An to LE	5, 7	1.5	0.2	—	1.5	0.2	—		
t_h	Hold time An to CP	3, 7	0.7	0.3	—	0.6	0.3	—	ns	
	Hold time An to LE	3, 7	1.4	0.3	—	1.7	0.4	—		
F_{max}	Maximum clock pulse frequency	4, 7	150	240	—	150	190	—	MHz	

NOTES:

1. All typical values are measured $T_{amb} = 25^\circ\text{C}$.

2. Typical value is measured at $V_{CC} = 3.3\text{V}$


18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835


AC WAVEFORMS FOR $V_{CC} = 3.0V$ TO $3.6V$ AND $V_{CC} = 2.7V$ RANGE

 $V_M = 1.5 V_{CC}$ $V_X = V_{OL} + 0.3V$ $V_Y = V_{OH} - 0.3V$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load. $V_I = 2.7V$


AC WAVEFORMS FOR $V_{CC} = 2.3V$ TO $2.7V$ AND $V_{CC} < 2.3V$ RANGE

 $V_M = 0.5 V$ $V_X = V_{OL} + 0.15V$ $V_Y = V_{OH} - 0.15V$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load. $V_I = V_{CC}$ 



Waveform 1. Input (Dn) to output (Yn) propagation delay




Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Yn) propagation delays.



Waveform 3. Data set-up and hold times for the An input to the LE input

Waveform 4. The clock (CP) to Y_n propagation delays, the clock pulse width and the maximum clock frequency.

Waveform 5. Data set-up and hold times for the An input to the clock CP input




Waveform 6. 3-State enable and disable times

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835

TEST CIRCUIT



Test Circuit for switching times

DEFINITIONS

 R_L = Load resistor C_L = Load capacitance includes jig and probe capacitance R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

SWITCH POSITION

TEST	S_1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 * V_{CC}$
t_{PHZ}/t_{PZH}	GND

V_{CC}	V_I
< 2.7V	V_{CC}
2.7–3.6V	2.7V

SV00906


Waveform 7. Load circuitry for switching times

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z	θ
mm	1.2 0.05	0.15 0.85	1.05	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT364-1		MO-153EE				-93-02-03 95-02-10

18-bit universal bus driver with 30Ω termination resistors and 5V tolerant inputs (3-State)

74ALVC162835

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 07-98

9397-750-05463

Let's make things better.

Philips
Semiconductors



PHILIPS