SCAS582L - NOVEMBER 1996 - REVISED MAY 2003

 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR DL PACKAGE (TOP VIEW)		
 Operates From 1.65 V to 3.6 V 	1 DID (1	7,01,4 0.	
 Inputs Accept Voltages to 5.5 V 	1DIR [1] 1B1 [2	48 1 0 E 47 1A1	
Max t_{pd} of 4.8 ns at 3.3 V	1B2 3	46 1 1A2	
Typical V _{OLP} (Output Ground Bounce)	GND 4	45 GND	
<0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$	1B3 □ 5	44 🛛 1A3	
 Typical V_{OHV} (Output V_{OH} Undershoot) 	1B4 [] 6	43 🛮 1A4	
>2 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	V _{CC} 47	42 V _{CC}	
 Supports Mixed-Mode Signal Operation on 	1B5 [8	41 1A5	
All Ports (5-V Input/Output Voltage With	1B6 L 9	40 1 1A6	
3.3-V V _{CC})	GND 10	39 GND	
Bus Hold on Data Inputs Eliminates the	1B7 🛮 11 1B8 🖟 12	38	
Need for External Pullup/Pulldown	2B1 13	h	
Resistors	2B2 14	35 2A2	
 All Outputs Have Equivalent 26-Ω Series 	GND 15	34 GND	
Resistors, So No External Resistors Are	2B3 16	33 2A3	
Required	2B4 🛮 17	32 D 2A4	
 I_{off} Supports Partial-Power-Down Mode 	V _{CC} [18	31 V _{CC}	
Operation	2B5 🛮 19	30 2A5	
 Latch-Up Performance Exceeds 250 mA Per 	2B6 🛮 20	29 🛮 2A6	
JESD 17	GND 21	28 🛮 GND	
 ESD Protection Exceeds JESD 22 	2B7 🛮 22	27 🛮 2A7	
2000-V Human-Body Model (A114-A)	2B8 🛚 23	26 2 <u>A8</u>	
200-V Machine Model (A115-A)	2DIR [24	25 J 2OE	

description/ordering information

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCHR16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external-timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tape and reel	SN74LVCHR16245ALR	LVCHR16245A
	TSSOP – DGG	Tape and reel	SN74LVCHR16245AGR	LVCHR16245A
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74LVCHR16245AVR	LDR245A
	VFBGA – GQL	Tape and reel	SN74LVCHR16245AKR	LR245A
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVCHR16245AZQLR	LNZ4UA

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments



SCAS582L - NOVEMBER 1996 - REVISED MAY 2003

description/ordering information (continued)

All outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω series resistors to reduce overshoot and undershoot.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

GQL/ZQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	Vcc	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	VCC	Vcc	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>OE</mark>


NC - No internal connection


FUNCTION TABLE (each 8-bit section)

INP	UTS	ODEDATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				



logic diagram (positive logic)





Pin numbers shown are for the DGG, DGV, and DL packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-o	ff state, V _O
(see Note 1)	
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
	42°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LVCHR16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS582L - NOVEMBER 1996 - REVISED MAY 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Voc	Supply voltage	Operating	1.65	3.6	V
VCC	Supply voltage	Data retention only	1.5		V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		
	V _{IL} Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}		V _{CC} = 2.3 V to 2.7 V		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
٧ _I	Input voltage	-	0	5.5	V
M	V _O Output voltage	High or low state	0	VCC	
۷O		3-state	0	5.5	' '
		V _{CC} = 1.65 V		-2	
1	High lavel autout average	V _{CC} = 2.3 V		-4	A
IOH	High-level output current	V _{CC} = 2.7 V		-8	mA
		V _{CC} = 3 V		-12	
		V _{CC} = 1.65 V		2	
1	Law law law a summant	V _{CC} = 2.3 V		4	
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
Δt/Δν	Input transition rise or fall rate	•		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER			Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	.2		
		I _{OH} = -2 mA	1.65 V	1.2				
				2.3 V	1.7			
Vон		I _{OH} = -4 mA		2.7 V	2.2			V
VOH		I _{OH} = -6 mA		3 V	2.4			
		I _{OH} = -8 mA		2.7 V	2			
		I _{OH} = -12 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		$I_{OL} = 2 \text{ mA}$		1.65 V			0.45	
		lo 4 m/		2.3 V			0.7	
VOL		I _{OL} = 4 mA		2.7 V			0.4	V
		I _{OL} = 6 mA	3 V			0.55		
		I _{OL} = 8 mA	2.7 V			0.6		
	_	I _{OL} = 12 mA	3 V			0.8		
Ц	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
		$V_{I} = 0.58 \text{ V}$		1.65 V	‡			
		V _I = 1.07 V	1.05 V	‡				
		V _I = 0.7 V	2.3 V	45				
I _{I(hold)}	A or B ports	V _I = 1.7 V	2.5 V	-45			μΑ	
		V _I = 0.8 V		3 V	75			
		V _I = 2 V		3 V	-75			
		V _I = 0 to 3.6 V§		3.6 V			±500	
l _{off}	off V_I or $V_O = 5.5 \text{ V}$			0			±10	μΑ
I_{OZ}^{\P}	$V_{O} = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND	Ja - 0	3.6 V			20	^
		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{\#}}$	IO = 0	3.0 V			20	μΑ
∆lcc		One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND		2.7 V to 3.6 V			500	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		12		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V					V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPO1)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A or B	B or A	‡	‡	‡	‡		5.7	1.5	4.8	ns	
t _{en}	ŌĒ	A or B	‡	‡	‡	‡		7.9	1.5	6.3	ns	
t _{dis}	ŌE	A or B	‡	‡	‡	‡		8.3	2.2	7.4	ns	

[‡] This information was not available at the time of publication.



[‡] This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶] For I/O ports, the parameter IOZ includes the input leakage current, but not I_I(hold).

[#] This applies in the disabled state only.

SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS582L - NOVEMBER 1996 - REVISED MAY 2003


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
TANAMETER		CONDITIONS	TYP	TYP	TYP		
Power dissipation capacitance		Outputs enabled	f = 10 MHz	†	†	39	pF
C _{pd}	per transceiver	Outputs disabled	T = TO MINZ	†	†	4	þΓ

[†] This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

LOAD CIRCUIT

V	IN	INPUT		Ć	D.	V	
vcc	٧ _I	t _r /t _f	VМ	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	Vcc	≤ 2 ns	V _{CC} /2	VCC	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar Junior™ BGA configuration.
 - D. Falls within JEDEC MO-225 variation BA.
 - E. This package is lead–free. Refer to the 56 GQL package (drawing 4200583) for tin–lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated