18-Bit Registers



SCCS062B - August 1994 - Revised September 2001

# **Functional Description**

The CY74FCT16823T and the CY74FCT162823T 18-bit bus interface registers are designed for use in high-speed, low-power systems needing wide registers and parity. 18-bit operation is achieved by connecting the control lines of the two 9-bit registers. Flow-through pinout and small shrink packaging aids in simplifying board layout.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16823T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162823T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162823T is ideal for driving transmission lines.

#### **Features**


- Ioff supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps</li>
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

#### CY74FCT16823T Features:

- · 64 mA sink current, 32 mA source current
- Typical  $V_{OLP}$  (ground bounce) <1.0V at  $V_{CC}$  = 5V,  $T_A$  = 25°C

#### CY74FCT162823T Features:

- · Balanced 24 mA output drivers
- · Reduced system switching noise
- Typical V<sub>OLP</sub> (ground bounce) <0.6V at V<sub>CC</sub> = 5V, TA = 25°C





## **Pin Description**

Name	Description
D	Data Inputs
CLK	Clock Inputs
CLKEN	Clock Enable Inputs (Active LOW)
CLR	Asynchronous Clear Inputs (Active LOW)
ŌĒ	Output Enable Inputs (Active LOW)
Q	Three-State Outputs

## Function Table<sup>[1]</sup>

	Inputs						
ŌĒ	CLR	CLKEN	CLK	D	Q	Function	
Н	Х	Х	Х	Χ	Z	High Z	
L	L	Х	Х	Х	L	Clear	
L	Н	Н	Х	Х	Q <sup>[2]</sup>	Hold	
Н	Н	L	Т	L	Z	Load	
Н	Н	L	Т	Н	Z		
L	Н	L	Т	L	L		
L	Н	L	Т	Н	Н		

# Maximum Ratings<sup>[3, 4]</sup>

(Above which the useful life m guidelines, not tested.)	nay be impaired. For user
Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	55°C to +125°C
DC Input Voltage	0.5V to +7.0V
DC Output Voltage	0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	60 to +120 mA

Power Dissipation	1.0W
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40°C to +85°C	5V ± 10%

#### Notes:

- H = HIGH Voltage Level.
   L = LOW Voltage Level.
   X = Don't Care.
   Z = HIGH Impedance.
- T=LOW-to-HIGH transition.

  Output level before indicated steady-state input conditions were established.

  Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

  Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.



### **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage		2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
V <sub>H</sub>	Input Hysteresis <sup>[6]</sup>			100		mV
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA		-0.7	-1.2	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>I</sub> =V <sub>CC</sub>			±1	μΑ
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> =Max., V <sub>I</sub> =GND			±1	μΑ
I <sub>OZH</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.7V			±1	μΑ
I <sub>OZL</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.5V			±1	μА
I <sub>os</sub>	Short Circuit Current <sup>[7]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND	-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current <sup>[7]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.5V	-50		-180	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> ≤4.5V <sup>[8]</sup>			1	μΑ

## **Output Drive Characteristics for CY74FCT16823T**

Parameter	Description	Test Conditions	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-3 mA	2.5	3.5		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	2.4	3.5		
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA	2.0	3.0		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA		0.2	0.55	V

## **Output Drive Characteristics for CY74FCT162823T**

Parameter	Description	Test Conditions	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Voltage <sup>[7]</sup>	$V_{CC}$ =5V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{OUT}$ =1.5V	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Voltage <sup>[7]</sup>	$V_{CC}$ =5V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{OUT}$ =1.5V	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-24 mA	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =24 mA		0.3	0.55	V

# **Capacitance**[9] $(T_A = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Description	Test Conditions	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

- Typical values are at V<sub>CC</sub>= 5.0V, T<sub>A</sub>= +25°C ambient.
   This input is specified but not tested.
   Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>O</sub> set sets should be performed last.
- 8. Tested at +25°C.
  9. This parameter is specified but not tested.



## **Power Supply Characteristics**

Parameter	Description	Test Condit	ions <sup>[10]</sup>	Min.	Typ. <sup>[5]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max.	V <sub>IN</sub> ≤0.2V V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	_	5	500	μΑ
Δl <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	V <sub>CC</sub> =Max.	V <sub>IN</sub> =3.4V <sup>[11]</sup>	_	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[12]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=CLKEN=GND	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	_	75	120	μΑ/ MHz
I <sub>C</sub>	$\label{eq:continuous_loss} \begin{split} I_C & & & & & & & & & & & & & & & & & & &$	f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling, OE=CLKEN=GND	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	_	0.8	1.7	mA
			V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	_	1.3	3.2	
		at f <sub>1</sub> =2.5 MHz,	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	_	4.2	7.1 <sup>[14]</sup>	
		Outputs Open, Eighteen Bits Toggling, OE=CLKEN=GND	V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	_	9.2	22.1 <sup>[14]</sup>	

Notes:
10. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
11. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.
12. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
13. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub> I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>) I<sub>CC</sub> = Quiescent Current with CMOS input levels

 $\begin{array}{lll} I_C &=& I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} U_{0/2} + \dots \\ I_{CC} &=& Quiescent Current with CMOS input levels \\ \Delta I_{CC} &=& Power Supply Current for a TTL HIGH input (<math>V_{IN}$ =3.4V) \\ D\_H &=& Duty Cycle for TTL inputs HIGH \\ &=& Consistion pair (HLf) \\ \end{array}

BH = Duty Cycle for TTL injuts FIGH

N<sub>T</sub> = Number of TTL injuts at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Injut signal frequency

T<sub>1</sub> = Input signal frequency
 N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
 All currents are in milliamps and all frequencies are in megahertz.
 Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.



# **Switching Characteristics** Over the Operating Range<sup>[15]</sup>

			CY74FCT16823AT CY74FCT162823AT			
Parameter	Description	Condition <sup>[16]</sup>	Min.	Max.	Unit	Fig.No. <sup>[16]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to Q	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	10.0	ns	1, 5
		$C_L = 300 \text{ pF}^{[17]}$ $R_L = 500\Omega$	1.5	20.0		
t <sub>PHL</sub>	Propagation Delay CLR to Q	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	14.0	ns	1, 5
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to Q	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	12.0	ns	1, 7, 8
		$C_L = 300 \text{ pF}^{[17]}$ $R_L = 500\Omega$	1.5	23.0		
t <sub>PHZ</sub>	Output Disable Time OE to Q	$C_L=5  pF^{[17]} \ R_L=500 \Omega$	1.5	7.0	ns	1, 7, 8
		$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	8.0		
t <sub>SU</sub>	Set-Up Time HIGH or LOW, D to CLK	C <sub>L</sub> =50 pF	3.0	_	ns	4
t <sub>H</sub>	Hold Time HIGH or LOW, D to CLK	$R_L = 500\Omega$	1.5	_	ns	4
t <sub>SU</sub>	Set-Up Time HIGH or LOW, CLKEN to CLK		3.0	_	ns	9
t <sub>H</sub>	Hold Time HIGH or LOW CLKEN to CLK		0.0	_	ns	9
t <sub>W</sub>	CLK Pulse Width HIGH or LOW		6.0	_	ns	5
t <sub>W</sub>	CLR Pulse Width LOW		6.0	_	ns	5
t <sub>REM</sub>	Recovery Time CLR to CLK		6.0	_	ns	6
t <sub>SK(O)</sub>	Output Skew <sup>[18]</sup>		_	0.5	ns	_

# **Switching Characteristics** Over the Operating Range<sup>[15]</sup>

			CY74FCT16823CT CY74FCT162823CT			
Parameter	Description	Condition <sup>[16]</sup>	Min.	Max.	Unit	Fig.No. <sup>[16]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to Q	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	6.0	ns	1, 5
		$C_L = 300 \text{ pF}^{[17]}$ $R_L = 500\Omega$	1.5	12.5		
t <sub>PHL</sub>	Propagation Delay CLR to Q	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	6.1	ns	1, 5
t <sub>PZH</sub>	Output Enable Time OE to Q	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	5.5	ns	1, 7, 8
		$C_L = 300 \text{ pF}^{[17]}$ $R_L = 500\Omega$	1.5	12.5		
t <sub>PHZ</sub>	Output Disable Time OE to Q	$C_L=5 \text{ pF}^{[17]} \ R_L=500\Omega$	1.5	5.2	ns	1, 7, 8
		$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	6.5		



# **Switching Characteristics** Over the Operating Range<sup>[15]</sup> (continued)

			CY74FCT16823CT CY74FCT162823CT			
Parameter	Description	Condition <sup>[16]</sup>	Min.	Max.	Unit	Fig.No. <sup>[16]</sup>
t <sub>SU</sub>	Set-Up Time HIGH or LOW, D to CLK	$C_L$ =50 pF $R_L$ =500 $\Omega$	2.0	_	ns	4
t <sub>H</sub>	Hold Time HIGH or LOW, D to CLK		1.5	_	ns	4
t <sub>SU</sub>	Set-Up Time HIGH or LOW, CLKEN to CLK		3.0	_	ns	9
t <sub>H</sub>	Hold Time HIGH or LOW CLKEN to CLK		0.0	_	ns	9
t <sub>W</sub>	CLK Pulse Width HIGH or LOW		3.3	_	ns	5
t <sub>W</sub>	CLR Pulse Width LOW		3.3	_	ns	5
t <sub>REM</sub>	Recovery Time CLR to CLK		6.0	_	ns	6
t <sub>SK(O)</sub>	Output Skew <sup>[18]</sup>		_	0.5	ns	_

#### Notes:

- Minimum limits are specified but not tested on Propagation Delays.
   See "Parameter Measurement Information" in the General Information section.
   These limits are specified but not tested.
   Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.

## **Ordering Information CY74FCT16823**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.0	CY74FCT16823CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16823CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	
10.0	CY74FCT16823ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial


# **Ordering Information CY74FCT162823**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.0	74FCT162823CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162823CTPVC	O56	56-Lead (300-Mil) SSOP	
	74FCT162823CTPVCT	O56	56-Lead (300-Mil) SSOP	
10.0	74FCT162823ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial




# **Package Diagrams**

### 56-Lead Shrunk Small Outline Package O56



### 56-Lead Thin Shrunk Small Outline Package Z56



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265