SCAS164A - JANUARY 1991 - REVISED APRIL 1996


- **Members of the Texas Instruments** *Widebus*™ Family
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The 'ACT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive  $(1T/\overline{R})$  or  $2T/\overline{R}$ ) input determines the direction of data flow. When  $1T/\overline{R}$  (or  $2T/\overline{R}$ ) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when  $1T/\overline{R}$  (or  $2T/\overline{R}$ ) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (10E or 2OE) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

**54ACT16657...WD PACKAGE** 74ACT16657 . . . DL PACKAGE (TOP VIEW)



NC - No internal connection

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCAS164A - JANUARY 1991 - REVISED APRIL 1996

#### description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the 1ERR (or 2ERR) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 10DD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then 1ERR is low, indicating a parity error.

The 74ACT16657 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.


The 54ACT16657 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The 74ACT16657 is characterized for operation from  $-40^{\circ}$ C to 85°C.

#### **FUNCTION TABLE**

NUMBER OF A OR B		INPU	JTS	INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	ŌE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
	L	Н	Н	Н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
0, 2, 4, 6, 8	L	L	Н	Н	Н	Receive	
0, 2, 4, 0, 0	L	L L H L L	Receive				
	L	L	L	H L		Receive	
	L	L	L	L	Н	Receive	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	Н	Z	Transmit	
1 2 5 7	L	L	Н	Н	L	Receive	
1, 3, 5, 7	L	L	Н	L	Н	Receive	
	L L L H	Н	Н	Receive			
	L	L	L	L	L	Receive	
Don't care	Н	Χ	Χ	Z	Z	Z	




## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

## logic diagram, each transceiver (positive logic)





SCAS164A - JANUARY 1991 - REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±500 mA
Maximum package power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

		54ACT16657			74ACT16657			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		Z/N	2			V
V <sub>IL</sub>	Low-level input voltage		S.	0.8			0.8	V
٧ <sub>I</sub>	Input voltage	0	Q	VCC	0		VCC	V
Vo	Output voltage	0	C	VCC	0		VCC	V
loh	High-level output current	4	20	-24			-24	mA
loL	Low-level output current	W.	,	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.

## 54ACT16657, 74ACT16657 16-BIT TRANSCEIVERS

## WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCAS164A - JANUARY 1991 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T,	Δ = 25°C	;	54ACT	16657	74ACT	16657	UNIT	
PAI	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT	
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4			
		ΙΟΗ = -30 μΑ	5.5 V	5.4			5.4		5.4			
Vон		I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		3.8		V	
		10H = -24 IIIA	5.5 V	4.94			4.8		4.8			
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V				3.85		3.85			
		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1		
		ΙΟΣ = 30 μΑ	5.5 V			0.1		0.1		0.1		
V <sub>OL</sub>		le: - 24 mA	4.5 V			0.36		0.44		0.44	V	
		I <sub>OL</sub> = 24 mA	5.5 V			0.36	.4	0.44		0.44		
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				Ć)	1.65		1.65		
lį	A or B ports	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1	200	±1		±1	μΑ	
l <sub>OZ</sub> ‡	Control inputs	$V_O = V_{CC}$ or GND	5.5 V			±0.5	A)	±5		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ	
ΔICC§		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF	
Co	ERR	$V_O = V_{CC}$ or GND	5 V		11						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	54ACT	16657	74ACT	16657	UNIT
TANAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
<sup>t</sup> PLH	A or B	B or A	4.1	7.3	9.6	4.1	10.7	4.1	10.7	ns
<sup>t</sup> PHL	AOIB	BOIA	3.2	6.8	9.8	3.2	10.6	3.2	10.6	115
t <sub>PLH</sub>	А	PARITY	4	8.6	12.9	4	14.3	4	14.3	nc
<sup>t</sup> PHL	A	FANITI	4.3	9	13.1	4.3	14.3	4.3	14.3	ns
<sup>t</sup> PLH	ODD (E) (E)	DADITY FDD	3.7	8.3	12.3	3.7	13.7	3.7	13.7	ns
<sup>t</sup> PHL	ODD/EVEN	PARITY, ERR	4.1	8.8	12.8	4.1	14.1	4.1	14.1	
<sup>t</sup> PLH	В	ERR	3.9	8.6	13	3.9	14.6	3.9	14.6	ns
<sup>t</sup> PHL	Ь		4.3	9	13.3	4.3	14.7	4.3	14.7	
<sup>t</sup> PLH	PARITY	ERR	3.8	8.4	12.2	3.8	13.8	3.8	13.8	ns
<sup>t</sup> PHL	FANITI	EKK	4.1	8	12.8	4.1	14.2	4.1	14.2	115
<sup>t</sup> PZH	<u></u>	OE A, B, PARITY, or ERR	2.6	6.1	10.1	2.6	11.3	2.6	11.3	ns
t <sub>PZL</sub>	OE A,		3.2	7.2	11.7	3.2	13	3.2	13	115
<sup>t</sup> PHZ	ŌĒ		5.9	8.6	10.5	5.9	11.2	5.9	11.2	nc
<sup>t</sup> PLZ	UE .	A, B, PARITY, or ERR	5.3	8	9.8	5.3	10.5	5.3	10.5	ns

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.


SCAS164A - JANUARY 1991 - REVISED APRIL 1996

## WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per transceiver	Dower discipation conscitance per transciver	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	76	"F
	Outputs disabled	CL = 50 pr,	t = 1 MHz	35	pF	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3$  ns.  $t_f = 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated