
SCAS097B - DECEMBER 1989 - REVISED APRIL 1996

- Members of the Texas Instruments
  Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Configuration to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, Thin Shrink Small-Outline (DGG) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The SN54ACT16245 and 74ACT16245 are 16-bit bus transceivers organized as dual-octal noninverting 3-state transceivers and designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

SN54ACT16245 . . . WD PACKAGE 74ACT16245 . . . DGG OR DL PACKAGE (TOP VIEW)



The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The enable  $(\overline{G})$  input can be used to disable the devices so that the buses are effectively isolated.

The SN54ACT16245 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16245 is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**

	TROL UTS	OPERATION					
G	DIR						
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCAS097B - DECEMBER 1989 - REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

upply voltage, V <sub>CC</sub>	0.5 V to 7 V
put voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
utput voltage range, VO (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
put clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
utput clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
ontinuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
ontinuous current through V <sub>CC</sub> or GND	
aximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	0.85 W
DL package .	1.2 W
orage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

		SN54AC	Γ16245	74ACT	UNIT	
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ <sub>I</sub>	Input voltage	0	VCC	0	VCC	V
٧o	Output voltage	0	VCC	0	VCC	V
loh	High-level output current		-24		-24	mA
loL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	0	10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTES: 3. Unused inputs should be tied to V<sub>CC</sub> through a pullup resistor of approximately 5 kΩ or greater to keep them from floating.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

<sup>4.</sup> All  $V_{CC}$  and GND pins must be connected to the proper voltage power supply.

## SN54ACT16245, 74ACT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS097B - DECEMBER 1989 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	vcc	T <sub>A</sub> = 25°C			SN54ACT16245		74ACT16245		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4			5.4		5.4			
V0		I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.94		3.8		V	
VOH		10H = -24 IIIA	5.5 V	4.94			4.94		4.8		V	
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
		lo 50 uA	4.5 V			0.1		0.1		0.1		
		I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1		
		lo: - 24 mA	4.5 V			0.36		0.5		0.44	V	
VOL		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	v	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65				
	_	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65		
Ц	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μΑ	
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
Δlcc§		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	5 V		16						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			SN54ACT16245		74ACT16245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
<sup>t</sup> PLH	A or B	B or A	3.2	6.9	9.3	3.2	11.5	3.2	10.5	ns
<sup>t</sup> PHL			2.6	6.4	9.2	2.6	11.1	2.6	10.2	
<sup>t</sup> PZH	G	B or A	2.7	6.4	9.1	2.7	10.9	2.7	10	ns
<sup>t</sup> PZL			3.4	7.4	10.5	3.4	12.6	3.4	11.6	
<sup>t</sup> PHZ	G	B or A	5.8	9.2	11.6	5.8	13.4	5.8	12.6	20
<sup>t</sup> PLZ		BULA	5.5	8.5	10.8	5.5	12.7	5.5	11.8	ns

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C 50 pE	f = 1 MHz	52	pF
		Outputs disabled	$C_L = 50 \text{ pF},$		10	



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current I<sub>I</sub>.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated