SCAS053B - JANUARY 1989 - REVISED APRIL 1996

11 4B

- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Interface Directly With System Bus
- Flow-Through Architecture Optimizes
  PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations
  Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Provides Bus Interface From Multiple Sources in High-Performance Systems
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N)

#### (TOP VIEW) A/B 20 1A 19 1B 1Y 🛛 2 2Y 🛮 3 18 2A GND ∏ 4 17 **□** 2B GND 5 16 V<sub>CC</sub> GND [] 6 15 V<sub>CC</sub> GND **∏** 7 14**∏** 3A 3Y **∏** 8 13**∏** 3B 4Y **∏** 9 12 4A

OE [

DB, DW, OR N PACKAGE

#### description

The 74ACT11257 is designed to multiplex signals from 4-bit data sources to four output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable  $(\overline{OE})$  input is at a high logic level.

The 74ACT11257 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE** 

	O LITTUIT					
ŌĒ	SELECT	DA	TΑ	OUTPUT		
OE	A/B	Α	В	·		
Н	Х	Х	Х	Z		
L	L	L	X	L		
L	L	Н	X	Н		
L	Н	Х	L	L		
L	Н	Х	Н	Н		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS053B - JANUARY 1989 - REVISED APRIL 1996

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





SCAS053B - JANUARY 1989 - REVISED APRIL 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	$-0.5$ V to V <sub>CC</sub> + 0.5 V $-0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2)	): DB package 0.6 W
	DW package 1.6 W
	N package
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

#### recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
Vo	Output voltage	0	VCC	V
loh	High-level output current		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C



SCAS053B - JANUARY 1989 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETERS	TEST CONDITIONS	vcc	T <sub>A</sub> = 25°C		MIN	MAX	UNIT	
PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	IVIIIV	WAX	UNII
	I <sub>OH</sub> = -50 μA		4.4			4.4		V
			5.4			5.4		
VOН	I <sub>OH</sub> = -24 mA		3.94			3.8		
			4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	ΙΟL = 50 μΑ				0.1		0.1	
					0.1		0.1	
V <sub>OL</sub>	lo 24 mA	4.5 V			0.36		0.44	V
	I <sub>OL</sub> = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		3.5				pF
Co	$V_O = V_{CC}$ or GND	5 V		8				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recomended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
FARAIMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAA	ONIT
<sup>t</sup> PLH	A or B	Y	1.5	4.4	6.4	1.5	6.9	ns
<sup>t</sup> PHL			1.5	5	8	1.5	8.7	
<sup>t</sup> PLH	Ā/B	Any V	1.5	4.7	7.6	1.5	8.2	no
<sup>t</sup> PHL		Any Y	1.5	5.7	8.5	1.5	9.4	ns
<sup>t</sup> PZH	- OE	Anv	1.5	4.2	6.9	1.5	7.3	20
t <sub>PZL</sub>		Any Y	1.5	5.5	8.7	1.5	9.6	ns
<sup>t</sup> PHZ	ŌĒ	Any V	1.5	5.7	7.6	1.5	8.4	20
<sup>t</sup> PLZ		Any Y	1.5	6	7.9	1.5	8.5	ns

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C 50 pE	f = 1 MHz	41	pF
		Outputs disabled	C <sub>L</sub> = 50 pF,		13	




<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V<sub>CC</sub>.

SCAS053B - JANUARY 1989 - REVISED APRIL 1996

**VOLTAGE WAVEFORMS** 

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated