



**64K x 32
3.3V Synchronous SRAM
Pipelined Outputs
Burst Counter, Single Cycle Deselect**

IDT71V632

Features

- ◆ 64K x 32 memory configuration
- ◆ Supports high system speed:
 - Commercial:
 - A4 4.5ns clock access time (117 MHz)
 - Commercial and Industrial:
 - 5 5ns clock access time (100 MHz)
 - 6 6ns clock access time (83 MHz)
 - 7 7ns clock access time (66 MHz)
- ◆ Single-cycle deselect functionality (Compatible with Micron Part # MT58LC64K32D7LG-XX)
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- ◆ Power down controlled by ZZ input
- ◆ Operates with a single 3.3V power supply (+10/-5%)
- ◆ Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP).

Description

The IDT71V632 is a 3.3V high-speed SRAM organized as 64K x 32

with full support of the Pentium™ and PowerPC™ processor interfaces. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 117MHz.

The IDT71V632 SRAM contains write, data, address, and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V632 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the LBO input pin.

The IDT71V632 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quadflatpack (TQFP) for optimum board density in both desktop and notebook applications.

Pin Description Summary

| | | | |
|---|-----------------------------------|-------|--------------|
| A0-A15 | Address Inputs | Input | Synchronous |
| <u>CE</u> | Chip Enable | Input | Synchronous |
| <u>CS0</u> , <u>CS1</u> | Chips Selects | Input | Synchronous |
| <u>OE</u> | Output Enable | Input | Asynchronous |
| <u>GW</u> | Global Write Enable | Input | Synchronous |
| <u>BWE</u> | Byte Write Enable | Input | Synchronous |
| <u>BW1</u> , <u>BW2</u> , <u>BW3</u> , <u>BW4</u> | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| <u>ADV</u> | Burst Address Advance | Input | Synchronous |
| <u>ADSC</u> | Address Status (Cache Controller) | Input | Synchronous |
| <u>ADSP</u> | Address Status (Processor) | Input | Synchronous |
| <u>LBO</u> | Linear / Interleaved Burst Order | Input | DC |
| ZZ | Sleep Mode | Input | Asynchronous |
| I/O0-I/O31 | Data Input/Output | I/O | Synchronous |
| VDD, VDDO | 3.3V | Power | N/A |
| Vss, VSSQ | Array Ground, I/O Ground | Power | N/A |

3619 tbl 01

Pentium processor is a trademark of Intel Corp.

PowerPC is a trademark of International Business Machines, Inc.

AUGUST 2000

Pin Definitions⁽¹⁾


| Symbol | Pin Function | I/O | Active | Description |
|------------|-----------------------------------|-----|--------|---|
| A0-A15 | Address Inputs | I | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low. |
| ADSC | Address Status (Cache Controller) | I | LOW | Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. ADSC is NOT GATED by CE. |
| ADSP | Address Status (Processor) | I | LOW | Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE. |
| ADV | Burst Address Advance | I | LOW | Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance. |
| BWE | Byte Write Enable | I | LOW | Synchronous byte write enable gates the byte write inputs BW1-BW4. If BWE is LOW at the rising edge of CLK then BWx inputs are passed to the next stage in the circuit. A byte write can still be blocked if ADSP is LOW at the rising edge of CLK. If ADSP is HIGH and BWx is LOW at the rising edge of CLK then data will be written to the SRAM. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle. |
| BW1-BW4 | Individual Byte Write Enables | I | LOW | Synchronous byte write enables. BW1 controls I/O(7:0), BW2 controls I/O(15:8), etc. Any active byte write causes all outputs to be disabled. ADSP LOW disables all byte writes. BW1-BW4 must meet specified setup and hold times with respect to CLK. |
| CE | Chip Enable | I | LOW | Synchronous chip enable. CE is used with CS0 and CS1 to enable the IDT71V632. CE also gates ADSP. |
| CLK | Clock | I | N/A | This is the clock input. All timing references for the device are made with respect to this input. |
| CS0 | Chip Select 0 | I | HIGH | Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable the chip. |
| CS1 | Chip Select 1 | I | LOW | Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable the chip. |
| GW | Global Write Enable | I | LOW | Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. GW supercedes individual byte write enables. |
| I/O0-I/O31 | Data Input/Output | I/O | N/A | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| LBO | Linear Burst Order | I | LOW | Asynchronous burst order selection DC input. When LBO is HIGH the Interleaved (Intel) burst sequence is selected. When LBO is LOW the Linear (PowerPC) burst sequence is selected. LBO is a static DC input and must not change state while the device is operating. |
| OE | Output Enable | I | LOW | Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-impedance state. |
| VDD | Power Supply | N/A | N/A | 3.3V core power supply inputs. |
| VDDQ | Power Supply | N/A | N/A | 3.3V I/O power supply inputs. |
| Vss | Ground | N/A | N/A | Core ground pins. |
| Vssq | Ground | N/A | N/A | I/O ground pins. |
| NC | No Connect | N/A | N/A | NC pins are not electrically connected to the chip. |
| ZZ | Sleep Mode | I | HIGH | Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V632 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. |

NOTE:

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

3619tbl02

Functional Block Diagram



3619 drw 01

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Value | Unit |
|----------------------|--------------------------------------|-----------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to VDD+0.5 | V |
| TA | Operating Temperature | 0 to +70 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| TSTG | Storage Temperature | -55 to +125 | °C |
| PT | Power Dissipation | 1.0 | W |
| IOUT | DC Output Current | 50 | mA |

3619 tbl 05

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD, VDDQ and Input terminals only.
3. I/O terminals.

Capacitance

(TA = +25°C, f = 1.0MHz, TQFP package)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 6 | pF |
| CIO | I/O Capacitance | VOUT = 3dV | 7 | pF |

3619 tbl 06

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature | VSS | VDD | VDDQ |
|------------|----------------|-----|-------------|-------------|
| Commercial | 0°C to +70°C | 0V | 3.3V+10/-5% | 3.3V+10/-5% |
| Industrial | -40°C to +85°C | 0V | 3.3V+10/-5% | 3.3V+10/-5% |

3619 tbl 03

Recommended DC Operating Conditions


| Symbol | Parameter | Min. | Max. | Unit |
|-----------|-----------------------------|---------------------|-------------------------|------|
| VDD | Core Supply Voltage | 3.135 | 3.63 | V |
| VDDQ | I/O Supply Voltage | 3.135 | 3.63 | V |
| VSS, VSSQ | Ground | 0 | 0 | V |
| VIH | Input High Voltage — Inputs | 2.0 | 5.0 ⁽¹⁾ | V |
| VIH | Input High Voltage — I/O | 2.0 | VDDQ+0.3 ⁽²⁾ | V |
| VIL | Input Low Voltage | -0.3 ⁽³⁾ | 0.8 | V |

3619 tbl 04

NOTES:

1. VIH (max) = 6.0V for pulse width less than tcyc/2, once per cycle.
2. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
3. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

Pin Configuration



3619 drw 02

Top View TQFP

NOTES:

1. Pin 14 can either be directly connected to Vdd or not connected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Synchronous Truth Table^(1,2)

| Operation | Address Used | \overline{CE} | CS_0 | CS_1 | $ADSP$ | $ADSC$ | ADV | \overline{GW} | BWE | \overline{BWx} | $\overline{OE}^{(3)}$ | CLK | I/O | |
|------------------------------|--------------|-----------------|--------|--------|--------|--------|-------|-----------------|-------|------------------|-----------------------|-----|------|------|
| Deselected Cycle, Power Down | None | H | X | X | X | L | X | X | X | X | X | X | ↑ | Hi-Z |
| Deselected Cycle, Power Down | None | L | X | H | L | X | X | X | X | X | X | X | ↑ | Hi-Z |
| Deselected Cycle, Power Down | None | L | L | X | L | X | X | X | X | X | X | X | ↑ | Hi-Z |
| Deselected Cycle, Power Down | None | L | X | H | X | L | X | X | X | X | X | X | ↑ | Hi-Z |
| Deselected Cycle, Power Down | None | L | L | X | X | L | X | X | X | X | X | X | ↑ | Hi-Z |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | X | L | ↑ | DOUT | |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | X | H | ↑ | Hi-Z | |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | H | X | L | ↑ | DOUT | |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | H | L | ↑ | DOUT | |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | H | H | ↑ | Hi-Z | |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | L | X | ↑ | DIN | |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | L | X | X | X | ↑ | DIN | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | X | L | ↑ | DOUT | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | X | H | ↑ | Hi-Z | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | X | H | L | ↑ | DOUT | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | X | H | H | ↑ | Hi-Z | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | X | L | ↑ | DOUT | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | X | H | L | ↑ | DOUT | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | X | H | H | ↑ | Hi-Z | |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | H | L | L | X | ↑ | DIN | |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | L | X | X | X | ↑ | DIN | |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | H | L | L | X | ↑ | DIN | |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | L | X | X | X | ↑ | DIN | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | L | ↑ | DOUT | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | H | ↑ | Hi-Z | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | X | H | L | ↑ | DOUT | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | X | H | H | ↑ | Hi-Z | |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | L | ↑ | DOUT | |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | H | ↑ | Hi-Z | |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | H | ↑ | Hi-Z | |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | H | ↑ | DOUT | |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | H | ↑ | Hi-Z | |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | L | L | X | ↑ | DIN | |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | L | X | X | ↑ | DIN | |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | L | L | X | ↑ | DIN | |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | L | L | X | ↑ | DIN | |

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. ZZ = LOW for this table.
3. \overline{OE} is an asynchronous input.

3619tbl07

Synchronous Write Function Truth Table⁽¹⁾

| Operation | \overline{GW} | \overline{BWE} | \overline{BW}_1 | \overline{BW}_2 | \overline{BW}_3 | \overline{BW}_4 |
|-----------------------------|-----------------|------------------|-------------------|-------------------|-------------------|-------------------|
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write all Bytes | L | X | X | X | X | X |
| Write all Bytes | H | L | L | L | L | L |
| Write Byte 1 ⁽²⁾ | H | L | L | H | H | H |
| Write Byte 2 ⁽²⁾ | H | L | H | L | H | H |
| Write Byte 3 ⁽²⁾ | H | L | H | H | L | H |
| Write Byte 4 ⁽²⁾ | H | L | H | H | H | L |

NOTES:

3619 tbl 08

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

| Operation ⁽²⁾ | \overline{OE} | ZZ | I/O Status | Power |
|--------------------------|-----------------|----|---------------------------------|---------|
| Read | L | L | Data Out (I/O0 - I/O31) | Active |
| Read | H | L | High-Z | Active |
| Write | X | L | High-Z — Data In (I/O0 - I/O31) | Active |
| Deselected | X | L | High-Z | Standby |
| Sleep | X | H | High-Z | Sleep |

NOTES:

3619 tbl 09

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($LBO=V_{DD}$)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

NOTE:

3619 tbl 10

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($LBO=V_{SS}$)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

NOTE:

3619 tbl 11

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V +10/-5%)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|------------------------|---|--|------|------|------|
| I _{L1} | Input Leakage Current | V _{DD} = Max., V _{IN} = 0V to V _{DD} | — | 5 | µA |
| I _{LZ} | ZZ and LBO Input Leakage Current ⁽¹⁾ | V _{DD} = Max., V _{IN} = 0V to V _{DD} | — | 30 | µA |
| I _{LO} | Output Leakage Current | C _E ≥ V _{IH} or O _E ≥ V _{IH} , V _{OUT} = 0V to V _{DD} , V _{DD} = Max. | — | 5 | µA |
| V _{OL} (3.3V) | Output Low Voltage | I _{OL} = 5mA, V _{DD} = Min. | — | 0.4 | V |
| V _{OH} (3.3V) | Output High Voltage | I _{OH} = -5mA, V _{DD} = Min. | 2.4 | — | V |

NOTE:

3619 tbl 12

- The LBO pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ pin will be internally pulled to V_{SS} if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V)

| Symbol | Parameter | Test Conditions | SA4 ^(3,4) | | S5 | | S6 | | S7 | | Unit |
|------------------|--------------------------------------|---|----------------------|------|--------|------|--------|------|--------|------|------|
| | | | Com'l. | Ind. | Com'l. | Ind. | Com'l. | Ind. | Com'l. | Ind. | |
| I _{DD} | Operating Power Supply Current | Device Selected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾ | 220 | — | 200 | 200 | 180 | 180 | 160 | 160 | mA |
| I _{SB} | Standby Power Supply Current | Device Deselected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾ | 70 | — | 65 | 65 | 60 | 60 | 55 | 55 | mA |
| I _{SB1} | Full Standby Power Supply Current | Device Deselected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾ | 15 | — | 15 | 15 | 15 | 15 | 15 | 15 | mA |
| I _{zz} | Full Sleep Mode Power Supply Current | ZZ ≥ V _{HD} , V _{DD} = Max. | 10 | — | 10 | 10 | 10 | 10 | 10 | 10 | mA |

NOTES:

- All values are maximum guaranteed values.
- At f = f_{MAX}, inputs are cycling at the maximum frequency of read cycles of 1/t_{cyc} while ADSC = LOW; f=0 means no input lines are changing.
- SA4 speed grade corresponds to a t_{CD} of 4.5 ns.
- 0°C to +70°C temperature range only.

AC Test Loads




Figure 1. AC Test Load

3619 drw 03





Figure 3. Lumped Capacitive Load, Typical Derating

3619 drw 05



* Including scope and jig capacitance.

Figure 2. High-Impedance Test Load
(for t_{OHZ}, t_{CHZ}, t_{OLZ}, and t_{OC1})

3619 drw 04

AC Test Conditions

| | |
|--------------------------------|---------------------|
| Input Pulse Levels | 0 to 3.0V |
| Input Rise/Fall Times | 2ns |
| Input Timing Reference Levels | 1.5V |
| Output Timing Reference Levels | 1.5V |
| AC Test Load | See Figures 1 and 2 |

3619 drw 14

AC Electrical Characteristics

(V_{DD} , $V_{DDQ} = 3.3V \pm 10\%-5\%$, Commercial and Industrial Temperature Ranges)


| Symbol | Parameter | 71V632SA4 ^(5,6) | | 71V632S5 | | 71V632S6 | | 71V632S7 | | Unit |
|--|-----------------------------------|----------------------------|------|----------|------|----------|------|----------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CLOCK PARAMETERS | | | | | | | | | | |
| t _{CYC} | Clock Cycle Time | 8.5 | — | 10 | — | 12 | — | 15 | — | ns |
| t _{CH} ⁽¹⁾ | Clock High Pulse Width | 3.5 | — | 4 | — | 4.5 | — | 5 | — | ns |
| t _{CL} ⁽¹⁾ | Clock Low Pulse Width | 3.5 | — | 4 | — | 4.5 | — | 5 | — | ns |
| OUTPUT PARAMETERS | | | | | | | | | | |
| t _{CD} | Clock High to Valid Data | — | 4.5 | — | 5 | — | 6 | — | 7 | ns |
| t _{CDC} | Clock High to Data Change | 1.5 | — | 1.5 | — | 2 | — | 2 | — | ns |
| t _{CLZ} ⁽²⁾ | Clock High to Output Active | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{CHZ} ⁽²⁾ | Clock High to Data High-Z | 1.5 | 4 | 1.5 | 5 | 2 | 5 | 2 | 6 | ns |
| t _{OE} | Output Enable Access Time | — | 4 | — | 5 | — | 5 | — | 6 | ns |
| t _{OLZ} ⁽²⁾ | Output Enable Low to Data Active | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{OHZ} ⁽²⁾ | Output Enable High to Data High-Z | — | 4 | — | 4 | — | 5 | — | 6 | ns |
| SETUP TIMES | | | | | | | | | | |
| t _{SA} | Address Setup Time | 2.2 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| t _{SS} | Address Status Setup Time | 2.2 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| t _{SD} | Data in Setup Time | 2.2 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| t _{SW} | Write Setup Time | 2.2 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| t _{SAV} | Address Advance Setup Time | 2.2 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| t _{SC} | Chip Enable/Select Setup Time | 2.2 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| HOLD TIMES | | | | | | | | | | |
| t _{HA} | Address Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HS} | Address Status Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HD} | Data In Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HW} | Write Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HAV} | Address Advance Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HC} | Chip Enable/Select Hold Time | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| SLEEP MODE AND CONFIGURATION PARAMETERS | | | | | | | | | | |
| t _{ZZPW} | ZZ Pulse Width | 100 | — | 100 | — | 100 | — | 100 | — | ns |
| t _{ZZR} ⁽³⁾ | ZZ Recovery Time | 100 | — | 100 | — | 100 | — | 100 | — | ns |
| t _{CFG} ⁽⁴⁾ | Configuration Set-up Time | 34 | — | 40 | — | 50 | — | 50 | — | ns |

NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured $\pm 200mV$ from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.
5. The 71V632SA speed grade corresponds to a t_{CD} of 4.5ns.
6. 0°C to +70°C temperature range only.

3619 tbl 15


Timing Waveform of Pipelined Read Cycle^(1,2)



NOTES:

1. $O_1(A_x)$ represents the first output from the external address A_x . $O_1(A_y)$ represents the next output data in the burst sequence of the base address A_y , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LB0}$ input.
2. ZZ input is LOW and $\overline{LB0}$ is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)




NOTES:

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. ZZ input is LOW and \overline{LBO} is Don't Care for this cycle.
3. $O1(Ax)$ represents the first output from the external address Ax . $I1(Ay)$ represents the first output from the external address Ay . $O1(Az)$ represents the first output from the external address Az ; $O2(Az)$ represents the next output data in the burst sequence of the base address Az , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.

3619 drw 07

Timing Waveform of Write Cycle No. 1 — \overline{GW} Controlled^(1,2,3)




NOTES:

1. ZZ input is LOW, \overline{BWE} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. $O_4(Aw)$ represents the final output data in the burst sequence of the base address Aw . $I1(Ax)$ represents the first input from the external address Ay . $I2(Ay)$ represents the next input data in the burst sequence of the base address Ay , etc. where $A0$ and $A1$ are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input. In the case of input $I2(Ay)$ this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the \overline{OE} and \overline{CS}_1 signals. For example, when \overline{OE} and \overline{CS}_1 are LOW on this waveform, CS0 is HIGH.

3619 dw 08

Timing Waveform of Write Cycle No. 2 — Byte Controlled^(1,2,3)




NOTES:

1. ZZ input is LOW, **GW** is HIGH, and **LB⁰** is Don't Care for this cycle.
2. **O4(Aw)** represents the final output data in the burst sequence of the base address **Aw**. **I1(Ay)** represents the first input from the external address **Ay**. **I2(Ay)** represents the next input data in the burst sequence of the base address **Ay**, etc. where **A0** and **A1** are advancing for the four word burst in the sequence defined by the state of the **LB⁰** input.
- In the case of input **I2(Ay)** this data is valid for two cycles because **ADV** is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the **CE** and **CS1** signals. For example, when **CE** and **CS1** are LOW on this waveform, **CS0** is HIGH.

3619 drw 09


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected Mode.
2. $\overline{LB0}$ input is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

Non-Burst Read Cycle Timing Waveform




3619 drw 11

NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

Non-Burst Write Cycle Timing Waveform





3619 drw 12


NOTES:

1. ZZ input is LOW, \overline{AD} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW.
4. For write cycles, ADSP and ADSC have different limitations.

100-pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline



Ordering Information



| PART NUMBER | SPEED IN MEGAHERTZ | tCD PARAMETER | CLOCK CYCLE TIME |
|-------------|--------------------|---------------|------------------|
| 71V632SA4PF | 117 MHz | 4.5 ns | 8.5 ns |
| 71V632S5PF | 100 MHz | 5 ns | 10 ns |
| 71V632S6PF | 83 MHz | 6 ns | 12 ns |
| 71V632S7PF | 66 MHz | 7 ns | 15 ns |

3619 drw 13

Datasheet Document History

| | | |
|----------|--------------------|--|
| 9/9/99 | Pg. 1, 8, 9, 17 | Updated to new format |
| | Pg. 15, 16 | Revised speed offerings to 66–117MHz |
| | Pg. 18 | Added non-burst read and write cycle timing diagrams |
| 09/30/99 | Pg. 1, 4, 8, 9, 17 | Added Datasheet Document History |
| 04/04/00 | Pg. 17 | Added industrial temperature range offerings |
| 08/09/00 | | Added 100pinTQFP package Diagram Outline |
| | | Not recommended for new designs |

NOT RECOMMENDED
FOR NEW DESIGNS



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.