
SCAS144 - OCTOBER 1990 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Fully Synchronous Data Transfers
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



description

The 74ACT11898 features AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data. A low at either input inhibits entry of new data and resets the first flip-flop to the low level on the rising edge of the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low provided the minimum setup and hold time requirements are met. Clocking occurs on the low-to-high transition of the clock input.

The 74ACT11898 is characterized for operation from −40°C to 85°C.

FUNCTION TABLE

	INPL	JTS			OUTP	UTS	
CLR	CLK	Α	В	Q_{A}	Q_{B}		QJ
L	Х	Х	Х	L	L		L
Н	L	Χ	Χ	Q _{A0}	Q_{B0}		Q_{JO}
Н	\uparrow	Н	Н	Н	Q_{AN}		Q_{IN}
Н	\uparrow	L	X	L	Q_{AN}		Q_{IN}
Н	1	Χ	L	L	Q_{AN}		Q_{IN}

H = high level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level

 $Q_{A0},\,Q_{B0},\,Q_{J0}$ = the level of $Q_A,\,Q_B,\,Q_J$ respectively, before the indicated steady-state inputconditions were established.

 Q_{n} , Q_{in} = the level or Q_{A} or Q_{J} before the most recent \uparrow transition of the clock; indicates aone-bit shift.t


EPIC is a trademark of Texas Instruments Incorporated.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCAS144 - OCTOBER 1990 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	$-0.5\ V$ to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±250 mA
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	Vcc	V
lOH	High-level output current		-24	mA
loL	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	- 40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			MIN	MAY	UNIT
TANAMILILI	TEST CONDITIONS	\ \CC	MIN	TYP	MAX	IVIIIV	0.1 0.1 0.44 0.44 1.65 ±5 ±1	ONT
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		V
Vон	I _{OH} = – 24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\ddagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VoL	I _{OL} = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\ddagger}$	5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		±5	μΑ
ΙĮ	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		±1	μА
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μА
Δl _{CC} §	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	mA
Ci	V _I = V _{CC} or GND	5 V		4				pF

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.



NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

74ACT11898 10-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

SCAS144 - OCTOBER 1990 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	DADAMETED			T _A = 25°C		MAY	UNIT
	PARAMETER		MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	40	0	40	ns
	Pulse duration	CLR low	4.5		4.5		ns
t _w		CLK high or low	12.5		12.5		
	Satura tima hafara CLVA	Data	10		10		
t _{su}	Setup time before CLK↑	CLR inactive	1.5		1.5		ns
th	Hold time, data after CLK↑		0		0		ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	WIIN WAX	WAX	UNIT
f _{max}			20	65		40		MHz
t _{PHL}	CLR	Any Q	4.6	6.7	11.1	3.8	12.1	ns
t _{PLH}	CLK	Amu O	4.1	5.5	8.8	2.7	9.7	20
^t PHL	OLK	Any Q	4.4	6.3	9.4	3.1	10.6	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	117	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated