
SCAS054 - NOVEMBER 1988 - REVISED APRIL 1993

- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Noninverting Version of 'ACT11138
- Incorporates 3 Enable Inputs to Simplify Cascading and/or Data Reception
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



description

The 74ACT11238 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 74ACT11238 is characterized for operation from – 40°C to 85°C.


FUNCTION TABLE

ENABLE SELECT INPUTS INPUTS							оиті	PUTS					
G1	G2A	G ₂ B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Х	X	Н	Х	Χ	X	L	L	L	L	L	L	L	L
L	X	X	Х	Χ	X	L	L	L	L	L	L	L	L
Н	L	L	L	L	L	Н	L	L	L	L	L	L	L
Н	L	L	L	L	Н	L	Н	L	L	L	L	L	L
Н	L	L	L	Н	L	L	L	Н	L	L	L	L	L
Н	L	L	L	Н	Н	L	L	L	Н	L	L	L	L
Н	L	L	Н	L	L	L	L	L	L	Н	L	L	L
Н	L	L	Н	L	Н	L	L	L	L	L	Н	L	L
Н	L	L	Н	Н	L	L	L	L	L	L	L	Н	L
Н	L	L	Н	Н	Н	L	L	L	L	L	L	L	Н

EPIC is a trademark of Texas Instruments Incorporated.


Texas VI

logic symbols (alternatives)†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCAS054 - NOVEMBER 1988 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	$-0.5\ V$ to 7 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		NOM	NOM	MAX	UNIT
Vcc	Supply voltage	4.5		5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
VI	Input voltage	0		Vcc	V
٧o	Output voltage	0		Vcc	V
IOH	High-level output current			-24	mA
loL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	v _{cc}	T _A = 25°C			MAIN	MAY	LIMIT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	UNIT
	I _{OH} = - 50 μA		4.4			4.4		
			5.4			5.4		
VOH	Jan. 24 mA	4.5 V	3.94			3.8		V
	I _{OH} = – 24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\ddagger}$	5.5 V				3.85		
	lo. – 50 uA				0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1	
VoL	1	4.5 V			0.36		0.44	V
	I _{OL} = 24 mA				0.36		0.44	
	I _{OL} = 75 mA [‡]	5.5 V					1.65	
ΙĮ	V _I = V _{CC} or GND	5.5 V			± 0.1		± 0.1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	mA
ΔlCC§	V _I = V _{CC} or GND	5.5 V			0.9		1	mA
C _i	V _I = V _{CC} or GND	5 V		3.5	·			pF

Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.

SCAS054 - NOVEMBER 1988 - REVISED APRIL 1993


switching characteristics, $V_{\mbox{\footnotesize CC}}$ = 5 V \pm 0.5 V (see Figure 1)

PARAMETER	FROM	то	T,	Վ = 25° C	;	MIN	MAX	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	I WIII V	IVIAA	UNIT	
^t PLH	A, B or C	Y	1.5	5	8.6	1.5	9.6	ns	
^t PHL			1.5	5.7	9.7	1.5	10.8		
^t PLH	G1	Y	1.5	6	8.4	1.5	9.4	ns	
^t PHL			1.5	6.9	10.2	1.5	11.4		
^t PLH		Y	1.5	5.9	9	1.5	10.1	ne	
^t PHL	G2A, G2B		1.5	7.8	10.7	1.5	12.1	ns	

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	57	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

TYPICAL APPLICATION DATA




Figure 2. 24-Bit Decoding Scheme

TYPICAL APPLICATION DATA 74ACT11238 BIN/OCT A0 -A1 -A2 -& VCC -A3 -ΕN A4 -74ACT11238 BIN/OCT & ΕN 74ACT11238 BIN/OCT & ΕN 74ACT11238 **BIN/OCT** & ΕN

Figure 3. 32-Bit Decoding Scheme



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated