

October 1996

DESCRIPTION

The TSC 78Q8373 is a highly integrated Ethernet IC for use in PCMCIA (Personal Computer Memory Card International Association) applications and can operate with a power supply of 3.3V or 5V. It contains a Media Access Controller (MAC), a 10 Mbit/s Manchester encoder/decoder (ENDEC), a 10Base-T transceiver, a memory-card bus interface (PCMCIA), and an Attachment Unit Interface (AUI). This level of integration allows the user to implement a PCMCIA card for 10Base-T using only the TSC 78Q8373, external memory, and some passive components. The internal bus interface circuit allows connection to a PCMCIA 2.1 bus without other external components. The PCMCIA bus-decoding logic can be bypassed for connection to other bus types. The TSC 78Q8373 connects to twisted-pair media via line transformers through the on-chip transceiver circuit. Connection to other media such as coaxial cable is made through the AUI port to an external transceiver, such as the TSC 78Q8392L Ethernet Coax Transceiver.

The TSC 78Q8373 has a sophisticated power management capability with three different operating modes allowing the user to maximize power savings, making it ideal for use in PCMCIA applications. During normal operation, the IC monitors its own actions and shuts down the circuits that are not being used, resulting in the lowest possible operating power. It also has a standby mode which leaves only the oscillator running, and a full shutdown mode which also turns off the oscillator.

An intelligent Buffer Manager is controlled by the host read, host write, receive and transmit pointers, and the TSC 78Q8373 manages the pointers internally without any host intervention. The device interleaves access to the buffer memory so that accesses from the host and from the network media seem to operate concurrently. Big and little endian byte orderings make for simple bus interface to all standard microprocessors.

The TSC 78Q8373 is available in a 100-lead thin QFP (TQFP) package, and can operate with a power supply of 3.3 volts or 5 volts.

FEATURES

- Single-chip solution for 10Base-T/PCMCIA designs
- Operation at 3.3V or 5V
- Pin-compatible with TSC 78Q8370
- Integrated 10Base-T transceiver:
 - Programmable/automatic selection of twisted pair (RJ45) or AUI port
 - Receive polarity detection/correction on twisted-pair inputs
- Manchester Encoder/Decoder circuit
- AUI port for connection to 10Base2/5 transceiver or AUI cable
- Integrated bus interface compliant with PCMCIA release 2.1 specification
- Bus interface can be bypassed for non-PCMCIA applications
- Protocol Controller compliant with IEEE 802.3 and Ethernet 2.0
- Advanced Buffer Manager architecture:
 - Automatic management of all pointers
 - Allows "simultaneous" access to data in buffer memory by both the network and host
 - High-speed received packet skip
- Configurable Buffer Memory for design flexibility:
 - Two-bank transmit buffer in 2, 4, 8, or 16
 Kbyte sizes
 - Ring-structure receive buffer from 4 to 62 Kbytes
- Software-configurable system bus structure:
 - Compatible with major microprocessors
 - 8- or 16-bit wide data path communications with hosts
- Power management options:
 - Intelligent power mode automatically shuts off unused circuitry
 - Standby mode reduces power while not in operation
 - Full shutdown mode offers maximum power savings
- Available in a 100-lead TQFP package

FUNCTIONAL DESCRIPTION

The TSC 78Q8373 consists of six major blocks as shown in Figure 1.

- Buffer Manager (and SRAM Interface)
- · Data Link Controller
- Host/PCMCIA Interface
- Manchester ENDEC
- · Twisted Pair Transceiver
- Power Management

BUFFER MANAGER

The Buffer Manager manages all accesses to the buffer memory through the SRAM interface. The buffer memory is connected directly to the Data Link Controller (DLC), thus eliminating the need for a local microprocessor. The Buffer Manager also keeps track of all buffer memory pointers automatically, simplifying the software driver task. Together with intelligent arbitration, this makes the TSC 78Q8373 a high performance LAN controller.

The buffer memory is divided into two portions: transmit memory portion and receive memory portion. The transmit memory portion can be partitioned into 2K, 4K, 8K or 16 Kbyte buffer sizes. There is only one transmit bank if a 2 KB transmit buffer size is selected. If the transmit buffer size is greater than 2 KB, then the transmit buffer is configured into two banks of equal size. With the two bank configuration, one transmit bank may be tied up during transmission but the host can still continue to load data packets into the second transmit bank to be transmitted later. The receive buffer has a ring architecture which can be configured from 4K to 62 KB depending on the buffer memory configuration which has a range of 8K to 64 KB.

A central arbitrator inside the Buffer Manager prioritizes and services requests for access to the buffer memory from 4 sources: the Transmitter, the Receiver, Host Read and Host Write. If necessary, the TSC 78Q8373 will assert a 'not ready' handshake to the host while servicing the Transmitter and/or Receiver. The TSC 78Q8373 arbitration mechanism provides packet management by interleaving packet data accesses to the buffer memory such that the operations appear to be simultaneous.

For instance, in the situation where 2 transmit banks are configured, the host can load the first transmit bank and initiate a transmission. While the first transmit bank is being transmitted, the host can continue to load packets in the second transmit bank. At this stage, the 8373 can potentially be receiving data from the medium and loading it into the receive buffer (if the TSC 78Q8373 is in a loop back mode or if self-reception occurs).

DATA LINK CONTROLLER

The Data Link Controller (DLC) implements the ISO/ANSI/IEEE 802-3 CSMA/CD protocol. It consists of a Transmitter, a Receiver and CRC logic (which is shared by both transmit and receive operations). Automatic generation and stripping of the 64-bit preamble and the 32-bit CRC code are provided on-chip.

HOST/PCMCIA INTERFACE

The Host Interface (HIF) provides connection to the host system. It consists of the various registers, DMA circuits and ready logic. Both word and byte interfaces are supported as well as big endian and little endian data ordering. Host access to the buffer memory is through BMR8 (and BMR9). Reading from BMR8 will read a byte or word from the receive buffer and writing to BMR8 will write a byte or word to the transmit buffer. The ready logic is capable of delaying host access to the buffer memory with a time-out mechanism. Both single and burst DMA transfer modes are supported.

The PCMCIA interface circuitry builds on top of the TSC 78Q8373 generic host interface and is only active if the MODE pin is left unconnected (internally pulled-up). The TSC 78Q8373 can thus connect directly to a PCMCIA release 2.1 compliant bus. It also supports decoding for the external CIS memory (both ROM and Flash types). The 8373 pinout has been defined to minimize criss-crossing connections to the PCMCIA connector. This allows for a cost effective 2-layer PCB design.

MANCHESTER ENDEC

This block implements Manchester encoding and decoding. Serial NRZ data from the DLC is converted to Manchester encoded data and sent to either the twisted-pair transceiver block or to the Attachment Unit Interface (AUI) driver, depending on which block is active. The decoder section performs three functions: clock recovery, carrier detection and Manchester decoding. The recovered receive clock will be low at

the end of reception and during idle to save power. Jitter of up to ± 18 ns can be tolerated by the decoder. This block also translates a 10 MHz collision signal to a logic-level signal before sending it to the DLC block if the AUI port is selected.

TWISTED PAIR TRANSCEIVER

The on-chip Twisted Pair module consists of a number of functions. It has a smart squelch circuitry to determine valid data present on the differential receive inputs TPIP/TPIN. Its transmit and pre-distortion drivers connect to the twisted pair network via the summing resistors and transformer/filter. The link detector/generator circuitry checks the integrity of the cable connecting the two twisted pair MAUs. Collision, jabber and SQE are also incorporated.

POWER MANAGEMENT

One very useful and important feature that the TSC 78Q8373 offers is intelligent power management. It supports three different power saving modes: Intelligent, Standby, and Full Shutdown. All modes are configurable through registers. In the Intelligent mode, clocks are active only when they are needed. For example, when not transmitting, the clock supplied to the transmitter circuit in the DLC block is not active while host read from buffer memory may be active. In Standby mode, the oscillator clock is disconnected from the rest of the circuits, so that only the oscillator circuits draw power. Full Shutdown turns off the oscillator, resulting in maximum power savings. Note that this mode is not available when using an external clock source.




FIGURE 1: System Diagram

Pin Assignment Table - PCMCIA Bus Mode - 100-Pin TQFP

PIN#	PIN NAME	TYPE									
1	D1	104	26	ŌĒ	Ι	51	RA4	04	76	DON	AO
2	D8	IO4U	27	WE	I	52	RA5	04	77	DOP	AO
3	D0	IO4	28	INPACK	04	53	RA6	04	78	AGND	Р
4	A0	I	29	REG	I	54	GND	Р	79	REXT	R
5	A1	I	30	ROMG	04	55	VDD	Р	80	AVDD	Р
6	A2	I	31	FCE	04	56	RA7	04	81	TPIN	Al
7	А3	I	32	XPD	04	57	RA12	04	82	TPIP	Al
8	RESET	SI	33	XRST	04	58	RA14	04	83	MODE	TI
9	VDD	Р	34	GND	Р	59	RWE	04	84	DIN	Al
10	GND	Р	35	RD0	IO4U	60	RA13	04	85	DIP	Al
11	ĪOWR	I	36	RD1	IO4U	61	RA8	04	86	CIN	Al
12	ĪŌRD	I	37	RD2	IO4U	62	RA9	04	87	CIP	Al
13	CE2	I	38	RD3	IO4U	63	RA11	04	88	GND	Р
14	D15	IO4U	39	RD4	IO4U	64	ROE	O4	89	SPKRIN	SI
15	CE1	I	40	RD5	IO4U	65	RA15	04	90	SPKR	08
16	D14	IO4U	41	RD6	IO4U	66	OSCI	CI	91	CCRA	I
17	D7	IO4	42	RD7	IO4U	67	OSCO	0	92	RRST	O4
18	GND	Р	43	GND	Р	68	VDD	Р	93	LEDLT	OD16
19	D13	IO4U	44	RCS0	04	69	GND	Р	94	СВ	04
20	D6	104	45	RCS1	04	70	GND	Р	95	ĪOIS16	04
21	D12	IO4U	46	RA10	04	71	TPDN	AO	96	ĪREQ	08
22	D5	IO4	47	RA0	04	72	TPDP	AO	97	WAIT	O4
23	D11	IO4U	48	RA1	04	73	TPON	AO	98	D10	IO4U
24	D4	104	49	RA2	04	74	TPOP	AO	99	D2	104
25	D3	IO4	50	RA3	O4	75	VDD	Р	100	D9	IO4U

Legend:

I: Input (TTL level)

O4, O8: Output with IOL = 4 or 8 mA

OD16: Output Open Drain with IOL = 16 mA

IO4, IO4U: Input (TTL level) and Output with IOL = 4 mA; IO4U refers to IO4 with an internal pull-up resistor

CI: CMOS level input SI: Schmitt trigger input

TI: Three-state input. May be connected to low, high, or left open.

AI: Analog input AO: Analog output

P: Power

R: Resistor to ground

O: Output

4

Pin Assignment Table - Generic Bus Mode - 100-Pin TQFP

PIN#	PIN NAME	TYPE									
1	HD1	IO4	26	RD8	IO4U	51	RA4	O4	76	DON	AO
2	HD8	IO4U	27	RD9	IO4U	52	RA5	O4	77	DOP	AO
3	HD0	IO4	28	RD10	IO4U	53	RA6	O4	78	AGND	Р
4	HA0	I	29	RD11	IO4U	54	GND	Р	79	REXT	R
5	HA1	I	30	RD12	IO4U	55	VDD	Р	80	AVDD	Р
6	HA2	I	31	RD13	IO4U	56	RA7	04	81	TPIN	Al
7	HA3	I	32	RD14	IO4U	57	RA12	04	82	TPIP	Al
8	RESET	SI	33	RD15	IO4U	58	RA14	04	83	MODE	TI
9	VDD	Р	34	GND	Р	59	RWE	04	84	DIN	Al
10	GND	Р	35	RD0	IO4U	60	RA13	04	85	DIP	Al
11	WR	I	36	RD1	IO4U	61	RA8	04	86	CIN	Al
12	RD	I	37	RD2	IO4U	62	RA9	04	87	CIP	Al
13	BHE	I	38	RD3	IO4U	63	RA11	04	88	GND	Р
14	HD15	IO4U	39	RD4	IO4U	64	ROE	O4	89	DMACK	SI
15	CS	I	40	RD5	IO4U	65	RA15	04	90	DMREQ	08
16	HD14	IO4U	41	RD6	IO4U	66	OSCI	CI	91	EOP	I
17	HD7	104	42	RD7	IO4U	67	OSCO	0	92	RRST	04
18	GND	Р	43	GND	Р	68	VDD	Р	93	LEDLT	OD16
19	HD13	IO4U	44	RCS0	O4	69	GND	Р	94	СВ	04
20	HD6	104	45	RCS1	O4	70	GND	Р	95	HWORD	O4
21	HD12	IO4U	46	RA10	O4	71	TPDN	AO	96	ĪNT	O8
22	HD5	104	47	RA0	04	72	TPDP	AO	97	READY	04
23	HD11	IO4U	48	RA1	04	73	TPON	AO	98	HD10	IO4U
24	HD4	104	49	RA2	O4	74	TPOP	AO	99	HD2	IO4
25	HD3	IO4	50	RA3	O4	75	VDD	Р	100	HD9	IO4U

Legend:

I: Input (TTL level)

O4, O8: Output with IOL = 4 or 8 mA

OD16: Output Open Drain with IOL = 16 mA

IO4, IO4U: Input (TTL level) and Output with IOL = 4 mA; IO4U refers to IO4 with an internal pull-up resistor

CI: CMOS level input SI: Schmitt trigger input

TI: Three-state input. May be connected to low, high, or left open.

AI: Analog input AO: Analog output

P: Power

R: Resistor to ground

O: Output

PIN DESCRIPTION

HOST BUS INTERFACE - PCMCIA BUS MODE

NAME	TYPE	DESCRIP	ΓΙΟΝ				
RESET	_	required. Tappropriate Configurat only Interfa	HARDWARE RESET. Active high. A minimum pulse length of 800 ns is required. This pin resets the 8373's internal pointers and registers to their appropriate states. It also clears the CI (Configuration Index) in the CCR (Card Configuration Register), thus placing the 8373 in an unconfigured (Memoryonly Interface) state. The 8373 remains in the unconfigured state until the CI has been written with a non-zero value.				
ĪOWR	1	by the host A[0:3]. The I/O write to	I/O WRITE. The $\overline{\text{IOWR}}$ pin is an active low input that enables a write operation by the host to the 8373 internal registers as selected by the host address inputs A[0:3]. The $\overline{\text{REG}}$ and at least one of $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$ must be also active for the I/O write to take place. The 8373 will not respond to the $\overline{\text{IOWR}}$ signal until it has been configured for I/O operation by the host.				
ĪORD	-	by the hos inputs A[0: the I/O rea	I/O READ. The $\overline{\text{IORD}}$ pin is an active low input that enables a read operation by the host from the 8373 internal registers as selected by the host address inputs A[0:3]. The $\overline{\text{REG}}$ and at least one of $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$ must be also active for the I/O read to take place. The 8373 will not respond to the $\overline{\text{IORD}}$ signal until it has been configured for I/O operation by the host.				
CE1, CE2	ı	CHIP ENABLE. Active low input signals acting as chip select for the 8373. CE1 enables even-numbered address bytes and CE2 enables odd-numbered address bytes. When the 8373 is programmed to be in byte mode (DLCR6<5> HBYTE bit is a "1"), CE2 is a don't care and only lower databus D[0:7] is used for data transfer. Combinations of CE1, CE2, A0 and HBYTE bit (DLCR6<5>) are used to select the different modes of I/O space word/byte transfer according to the following table (the table assumes REG is activated):					
		HBYTE	CE2	CE1	A0	D[15:8]	D[7:0]
		0	1	0	0	X	even-byte
		0	1	0	1	Х	odd-byte
		0	0	0	0	odd-byte	even-byte
		0	0	1	Х	odd-byte	Х
		1	Х	0	0	Х	even-byte
		1	Х	0	1	Х	odd-byte
			te Memory alid combin		a transfer o	occurs only on	D[7:0] with the
		HBYTE	CE2	CE1	A0	D[15:8]	D[7:0]
		Х	Х	0	0	Х	even-byte
CCRA	I	CARD CONFIGURATION REGISTER ADDRESS. This pin connects to PCMCIA higher address bit. A high (together with REG activation) on this bit selects the internal CCR registers and a low selects the external CIS (Card Information Structure) ROM/Flash memory.					
ŌĒ	I	internal CC Memory (t	OUTPUT ENABLE. An active low input signal used to read data from the internal CCR (Card Configuration Registers) and from the external Attribute Memory (through the activation of FCE and ROMG). This OE should also connect to the output enable of the external Flash Memory or the ROM.				

HOST BUS INTERFACE - PCMCIA BUS MODE (continued)

NAME	TYPE	DESCRIPTION
WE	I	WRITE ENABLE. An active low input signal used to write data to the internal CCR (Card Configuration Registers) and to the external Attribute (Flash) Memory (through the activation of \overline{FCE}). This \overline{WE} should also connect to the write enable of the external Flash Memory.
REG	I	ATTRIBUTE MEMORY SELECT. When this signal is active (low), it signifies access from or to the Attribute Memory (\overline{OE} or \overline{WE} active) or the I/O space (\overline{IORD} or \overline{IOWR} active). Attribute Memory is generally used to record card capacity and other configuration and attribute information. This includes the standardized CCRs (Card Configuration Registers) which are located internally in the 8373. When Attribute Memory is accessed, only data signals D[0:7] are valid and signals D[8:15] are ignored.
A[0:3]	I	ADDRESS BUS. Selects the set of 8373 internal registers including the CCR (Card Configuration Registers) for read or write operations.
D[0:15]	I/O	DATA BUS. A bi-directional, tri-state bus. The combinations of $\overline{CE1}$, $\overline{CE2}$ and A0 control the portion of the bus that is being utilized. A[0:3] and RBNK1,0 (DLCR7<3:2>) select the set of internal registers for access.

HOST BUS INTERFACE - PCMCIA BUS MODE

The following output signals are inactive (high) until the 8373 is configured for I/O mode.

WAIT	0	\overline{WAIT} . An active low output that is asserted to delay completion of the current I/O read or write operation. It will also be used if the device is unable to respond to read or write requests within 2.4 μs . In these situations, the 8373 will also assert \overline{IREQ} and the host read error status bit (DLCR1<6>) or host write error status bit (DLCR0<0>).
ĪNPACK	0	INPUT ACKNOWLEDGE. This active low output signal is asserted when the 8373 is selected and it can respond to an I/O read cycle requested by the host. This signal is used by the host to control the enable of any input data buffer between the card and the CPU. This signal will only be active after the 8373 is configured for I/O mode.
ĪOIS16	0	I/O IS 16 BIT PORT. This active low output signal is asserted when the 8373 is configured for word transfer to indicate to the host that it is capable of 16-bit access. Therefore, this pin follows the register bit HBYTE (DLCR6<5>) once the 8373 is configured for I/O mode.
ĪREQ	0	INTERRUPT REQUEST. This signal is available only after the 8373 is configured for I/O mode. It is asserted when the 8373 requires the intervention of the Host in situations as depicted in DLCR0,1 and BMR15. The IREQ signal is masked by writing a "0" to the respective interrupt enable register. To comply to with PCMCIA 2.0 spec, the 8373 supports both Pulsed- and Level- Mode interrupts as selected by the LevIREQ (CCR0<6>) register bit.
SPKR	Ο	SPEAKER. This signal is held inactive (i.e. high) until the 8373 is configured for I/O mode. It provides a single-amplitude, on-off, binary audio waveform intended to drive the host's loudspeaker. The source for the signal is SPKRIN.

PIN DESCRIPTION (continued)

PCMCIA APPLICATION PINS

NAME	TYPE	DESCRIPTION
ROMG	0	ROM ENABLE. Active low. This signal will be activated when an attribute memory read is performed on the external CIS memory.
FCE	0	FLASH MEMORY CHIP ENABLE. Active low. The flash memory $\overline{\text{WE}}$ (Write Enable) and $\overline{\text{OE}}$ (Output Enable) come from PCMCIA pins $\overline{\text{WE}}$ and $\overline{\text{OE}}$.
XPD	0	EXTERNAL POWER DOWN. Active low. When the 8373 enters power down mode, this pin will be low. It can be used to control power down of external devices residing on the same card.
XRST	0	EXTERNAL RESET. Active high. This pin is a reflection of CCR0<7> register bit. This allows a software controlled hardware reset of the 8373 and the rest of the devices residing on the same card.
SPKRIN	I	SPEAKER IN. This pin is qualified with the AUDIO bit, CCR1<3> to produce the inverted SPKR output.

HOST BUS INTERFACE - GENERIC BUS MODE

NAME	TYPE	DESCRIP	PTION				
RESET	I	required.	HARDWARE RESET. Active high. A minimum pulse length of 800 ns is required. This pin resets the 8373's internal pointers and registers to their appropriate states. Note: the 8373 must be reset after power on before usage.				
READY	0	to comple device is situations (DLCR1 <	READY. This output is asserted to indicate to the host that the 8373 is ready to complete the requested read or write operation. It will also be used if the device is unable to respond to read or write requests within 2.4 μ s. In these situations, the 8373 will also assert $\overline{\text{INT}}$ and the host read error status bit (DLCR1 <6>) or host write error status bit (DLCR0 <0>). The polarity of the READY pin is determined by the MODE pin.				
WR	I	WRITE. T the host to HA[0:3].	he WR pir the 8373'	is an acti s internal	ve low input that enables a write operation from registers as selected by the host address inputs		
RD	I		READ. The $\overline{\text{RD}}$ pin is an active low input that enables a read operation by the host from the 8373's internal registers as selected by the host address inputs HA[0:3].				
CS	I	CHIP SEI	ECT. An	active low	input signal as the chip select for the 8373.		
BHE	I	when the Combinat	8373 is co	onfigured IE and H	s an active low byte/word control pin used only for word transfer by HBYTE bit (DLCR6 <5>). A0 are used to select word, upper byte only or		
		HBYTE	BHE	HA0	FUNCTION		
		0	0	0	Word transfer		
		0	0	1	Byte transfer on high bus HD[8:15].		
		0	1	0	Byte transfer on low bus HD[0:7].		
		0	1	1	Reserved		
		1	Χ	X	Byte transfer (HD[0:7])		
ĪNT	0	INTERRUPT. This active low signal is asserted when the 8373 requires the intervention of the Host in situations as depicted in DLCR0,1 and BMR15. The INT signal is masked by writing a '0' to the respective interrupt enable register.					
EOP	I	END OF PROCESS. Asserted at the end of a DMA transfer by the Host DMA controller. Further DMA requests (DMREQ) will be discontinued after EOP is asserted. Polarity can be selected via the register bit (DLCR7 <1>).					
DMREQ	0				ssues a DMREQ to the Host DMA controller to buffer or a read from its receive buffer.		

PIN DESCRIPTION (continued)

HOST BUS INTERFACE - GENERIC BUS MODE

NAME	TYPE	DESCRIPTION
DMACK	I	DMA ACKNOWLEDGE. An active low signal issued by the Host DMA controller when it is ready to perform data transfers between the Host and the 8373's buffer memory via BMR8.
HA[0:3]	I	HOST ADDRESS. Selects the set of internal registers to be accessible by the 8373 for read or write operations.
HD[0:15]	I/O	HOST DATA BUS. A bi-directional, tri-state bus for data, command and status transfers between the Host and the 8373 with the direction being controlled by $\overline{\text{RD}}$ and $\overline{\text{WR}}$. The combinations of HBYTE, $\overline{\text{BHE}}$ and HA0 control the portion of the bus that is being utilized. HA[0:3] and RBNK <0:1> (DLCR7 <2:3>) select the set of internal registers for access.
HWORD	0	HOST WORD CONFIGURATION. This pin is the complement of the register bit HBYTE (DLCR6 <5>). If HBYTE is a '0', the Host interface is configured for word transfers. If HBYTE is a '1', the Host interface is configured for byte transfers on the lower bus, HD[0:7].

BUFFER MEMORY INTERFACE

RCS0, RCS1	0	RAM CHIP SELECT. RCS0 and RCS1 are active low chip select lines for the SRAM with RCS0 as the least significant byte.
ROE	0	RAM OUTPUT ENABLE. Active low. This is the output enable asserted by the 8373 during buffer memory read cycles for the SRAM.
RWE	0	RAM WRITE ENABLE. Active low. This is the write enable asserted by the 8373 during buffer memory write cycles for the SRAM.
RD[0:15]	I/O	RAM DATA BUS. This is the data bus between the 8373 and the buffer memory. It can be configured for byte or word transfer depending on register bit RBYTE (DLCR6 <4>) RAM BYTE. For word transfers, the ordering of the most and least significant byte is defined by the register bit, INTLMOT (DLCR7 <0>). In PCMCIA bus mode, this data bus is only 8 bits wide (RD[0:7]).
RA[0:15]	0	RAM ADDRESS BUS. Addresses up to 64 KByte of SRAM buffer memory.

NETWORK ATTACHMENT UNIT INTERFACE

DON, DOP	0	TRANSMIT DATA NEGATIVE and POSITIVE. Differential outputs to external transceiver for transmission.
DIN, DIP	I	RECEIVE DATA NEGATIVE and POSITIVE. Manchester differential inputs from external transceiver for reception.
CIN, CIP	I	COLLISION DETECT NEGATIVE and POSITIVE. When an externally connected transceiver detects a collision on the medium, these differential inputs are driven by a 10 MHz signal.
REXT	-	EXTERNAL RESISTOR. External biasing resistor. Connect to 20 k Ω ±1% to AGND.

NETWORK TWISTED-PAIR MEDIUM INTERFACE

NAME	TYPE	DESCRIPTION
TPON, TPOP	0	TWISTED-PAIR OUTPUT NEGATIVE and POSITIVE. Driver outputs to twisted-pair medium. Must be summed together with TPDN and TPDP by external resistors in a pre-equalization network to produce twisted-pair transmit signal.
TPDN, TPDP	0	TWISTED-PAIR DELAYED NEGATIVE and POSITIVE. Delayed (50 ns) driver outputs to twisted-pair medium. Must be summed together with TPON and TPOP by external resistors in a pre-equalization network to produce twisted-pair transmit signal.
TPIN, TPIP	I	TWISTED-PAIR INPUT NEGATIVE and POSITIVE. Inputs from twisted-pair medium.

DEVICE POWER

VDD	Р	POWER SUPPLY. A +5V DC (±5%) or +3.3 VDC (±0.3V) supply is required.
GND	Р	SYSTEM GROUND.
AVDD	Р	ANALOG VDD. The analog VDD pin required by the internal AUI and twisted-pair circuits is to be connected to a different VDD path from the digital VDD. A +5V DC ($\pm 5\%$) or +3.3 VDC (± 0.3 V) supply is required.
AGND	Р	ANALOG GROUND. The analog ground required by the internal encoder/ decoder is to be connected to a separate GND path from the digital GND.

CRYSTAL OSCILLATOR

OSCI	I	OSCILLATOR IN. Connection for one side of the 20 MHz crystal or an input for an external 20 MHz clock source.
OSCO	0	OSCILLATOR OUT. Connection for other side of the 20 MHz crystal. Left unconnected if an external clock is used.

MISCELLANEOUS

СВ	0	CONTROL BIT. A complement of the internal register bit, DLCR4 <2>, which is used to activate any external hardware.
RRST	0	REMOTE RESET. This pin follows the RMTRST register bit (DLCR1 <4>). The RMTRST bit is '1' only if a packet with the pattern 0900H in the Type Field is detected and ENA_RMTRST (DLCR5 <2>) is activated. This feature can be used by the nodes on the network to remotely-control external hardware.
MODE	I	MODE SELECT. Tied high to select Generic bus mode with active high READY timing. Tied low to select Generic bus mode with active low READY timing. Left open to select PCMCIA bus mode (it will be internally pulled up).
LEDLT	0	LED LINK, TRANSMIT. Connect to LED with current limiting resistor to VDD. LED is on during link up and off during link down. During link up (when LED is on), a transmission will blink off the LED temporarily to indicate activity. This feature is available for both twisted pair and AUI interfaces.

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Operation beyond the maximum ratings may damage the device.

PARAMETER	RATING
Supply voltage, Vdd	-0.5 to 6.0V
Input voltage, Vin	-0.5 to Vdd + 0.5V
Output voltage, Vout	-0.5 to Vdd + 0.5V
Storage temperature, Tstg	-55 to 150°C
Lead temperature (max 10 sec soldering), TI	235°C (IR)

DC CHARACTERISTICS (Ta = 0 to 70° C, Vdd = 5V $\pm 5\%$, 5V Values)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Low level input voltage Vil	TTL inputs			0.8	V
	OSCI pin			1.6	V
	Schmitt inputs			1.1	V
High level input voltage Vih	TTL inputs	2.2			V
	OSCI pin	3.8			V
	Schmitt inputs	3.5			V
Pull down current (RESET pin)lpd		13		50	μΑ
Low level output voltage Vol	Rated Iol	0		0.4	V
High level output voltage Voh	Rated loh	2.4		Vdd	V
Low level output current lol	Pin types O4, Vdd = 5V IO4, IO4U	4			mA
(with Vol = 0.4V)	Pin type O8 Vdd = 5V	8			mA
	Pin type OD16 Vdd = 5V	16			mA
High level output current loh	Pin types O4, Vdd = 5V IO4, IO4U	-4			mA
(with Voh = $2.4V$)	Pin type O8 Vdd = 5V	-8			mA
Leakage current (input/output) II		-10		10	μΑ
Supply current Idd	Fully active ⁽¹⁾			40	mA
	Idle			30	mA
Power down supply current Ipwrdn	Osc. on			10	mA
	Osc. off			100	μА

Note: (1) Fully active means 3 "simultaneous" operations: transmitting, receiving (through twisted-pair port) and either host write or read.

DC CHARACTERISTICS (Ta = 0 to 70° C, Vdd = 3.3V ± 0.3 V, 3V Values)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Low level input voltage Vil	TTL inputs			0.8	V
	OSCI pin			0.7	V
	Schmitt inputs			0.4	V
High level input voltage Vih	TTL inputs	2			V
	OSCI pin	2.1			V
	Schmitt inputs	2.4			V
Pull down current (RESET pin) lpd		5		28	μΑ
Low level output voltage Vol	Rated Iol	0		0.4	V
High level output voltage Voh	Rated Ioh	2.4		Vdd	V
Low level output current lol	Pin types O4, Vdd = 3.3V IO4, IO4U	2.4			mA
(with $Vol = 0.4V$)	Pin type O8 Vdd = 3.3V	4.9			mA
	Pin type OD16 Vdd = 3.3V	9.8			mA
High level output current loh	Pin types O4, Vdd = 3.3V IO4, IO4U	-1.5			mA
(with Voh = $2.4V$)	Pin type O8 Vdd = 3.3V	-3			mA
Leakage current (input/output) Il		-10		10	μΑ
Supply current Idd	Fully active ⁽¹⁾			28	mA
	Idle			20	mA
Power down supply					
current Ipwrdn	Osc. on			6	mA
	Osc. off			100	μА

Note: (1) Fully active means 3 "simultaneous" operations: transmitting, receiving (through twisted-pair port) and either host write or read.

ELECTRICAL SPECIFICATIONS (continued)

AUI CHARACTERISTICS

(VDD = 5V \pm 5%, 3.3 \pm 0.3V, Vss = 0V, Ta = 0°C to +70°C)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
	Rext = $20 \text{ k}\Omega$	Vdd-1.5		Vdd-0.75	V
High Output Voltage for DOP, DON Vaoh	Rext = 20 kΩ RI = $78Ω$	Vdd-0.55		Vdd	V
DOP, DON Output Current lao	Rext = 20 kΩ	8		14	mA
DIP, DIN, CIP, CIN Open Circuit Input Voltage (bias) Valb	$Vdd = 5V \pm 5\%$ $Vdd = 3.3 \pm 0.3V$	2.45 2.13		3.33 2.88	V
DIP, DIN, CIP, CIN Diff Squelch Threshold Vasq		-300		-120	mV
DOP, DON Diff Idle Output Vadi	RI = 78Ω	-40		40	mV
DOP, DON Diff Peak Output Vadv	Rext = 20 kΩ RI = $78Ω$	620		1100	mV
DOP, DON Output Resistance Rao				75	Ω

TWISTED PAIR (VDD = 5V \pm 5%, Ta = 0°C to +70°C)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
TPIP, TPIN Diff Input Resistance Rti		3			kΩ
TPIP, TPIN Open Circuit Input Voltage (bias) Vtib		2.45		3.33	V
TPIP, TPIN Diff Input Voltage Range Vtiv	VDD = 5V	-3.1		3.1	V
TPIP, TPIN Positive Squelched Threshold Vtps	Note 1	300		585	mV
TPIP, TPIN Negative Squelched Threshold Vtns	Note 1	-585		-300	mV
TPIP, TPIN Positive Unsquelched Threshold Vtpu	Note 2		180		mV
TPIP, TPIN Negative Unsquelched Threshold Vtnu	Note 2		-180		m∨
TPIP, TPIN Positive Squelched Threshold Long Distance Mode VItps	Note 1	120		300	m∨
TPIP, TPIN Negative Squelched Threshold Long Distance Mode Vitns	Note 1	-300		-120	mV
TPIP, TPIN Positive Unsquelched Threshold Long Distance Mode Vltpu	Note 2		100		mV
TPIP, TPIN Negative Unsquelched Threshold Long Distance Mode Vltnu	Note 2		-100		mV
TPOP, TPON High Output Voltage Vtoh	I = 32 mA	Vddtp -0.44		Vddtp	V
TPOP, TPON Low Output Voltage Vtol	I = 32 mA	Vsstp		Vsstp +0.44	V
TPDP, TPDN High Voltage Vtdh	I = 16 mA	Vddtp -0.44		Vddtp	V
TPDP, TPDN Low Voltage Vtdl	I = 16 mA	Vsstp		Vsstp +0.44	V
TPDP, TPDN Output Resistance Rtd				27	Ω
TPOP, TPON Output ResistanceRto				13.5	Ω

Note 1: Sine wave at 2 MHz, 5 MHz and 7 MHz

Note 2: Sine wave : 5 MHz $\leq f \leq$ 10 MHz

ELECTRICAL SPECIFICATIONS (continued)

TWISTED PAIR

 $(VDD = 3.3 \pm 0.3V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
TPIP, TPIN Diff Input Resistance Rti		3			kΩ
TPIP, TPIN Open Circuit Input Voltage (bias) Vtib		2.13		2.88	V
TPIP, TPIN Diff Input Voltage Range Vtiv	VDD = 3.3V	-2.2		2.2	V
TPIP, TPIN Positive Squelched Threshold Vtps	Note 1	210		410	mV
TPIP, TPIN Negative Squelched Threshold Vtns	Note 1	-410		-210	mV
TPIP, TPIN Positive Unsquelched Threshold Vtpu	Note 2		130		mV
TPIP, TPIN Negative Unsquelched Threshold Vtnu	Note 2		-130		mV
TPIP, TPIN Positive Squelched Threshold Long Distance Mode VItps	Note 1	90		210	mV
TPIP, TPIN Negative Squelched Threshold Long Distance Mode VItns	Note 1	-210		-90	mV
TPIP, TPIN Positive Unsquelched Threshold Long Distance Mode VItpu	Note 2		70		mV
TPIP, TPIN Negative Unsquelched Threshold Long Distance Mode Vltnu	Note 2		-70		mV
TPOP, TPON High Output Voltage Vtoh	I = 50 mA	Vddтр -0.3		VddTP	V
TPOP, TPON Low Output Voltage Vtol	I = 50 mA	Vsstp		VssTP +0.3	V
TPDP, TPDN High Voltage Vtdh	I = 25 mA	Vddтр -0.3		Vddтр	V
TPDP, TPDN Low Voltage Vtdl	I = 25 mA	Vsstp		VssTP +0.3	V
TPDP, TPDN Output Resistance Rtd				12	Ω
TPOP, TPON Output Resistance Rto				6	Ω

Note 1: Sine wave at 2 MHz, 5 MHz and 7 MHz

Note 2: Sine wave: $5 \text{ MHz} \le f \le 10 \text{ MHz}$

TRANSFORMER RATIO:

5V OPE	RATION	3.3V OPI	RATION
RX	TX	RX	TX
1:1	1:1	1:1.4 (step down)	1:1.4 (step down)




FIGURE 2: Attribute Memory Read Cycle (PCMCIA mode)

Unless otherwise stated, the following conditions apply to the remaining timing tables: Ta = 0° C to +70°C, Vdd = $5 \pm 5\%$, Vdd = 3.3V ± 0.3 V

TABLE 1: Attribute Memory Read Cycle (PCMCIA mode) (Refer to Figure 2)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
CCRA, A[0:3] Valid to $\overline{\text{OE}}$ low $\overline{\text{REG}}$, $\overline{\text{CE1}}$ low to $\overline{\text{OE}}$ low	ν; t ₁		0			ns
OE high to CCRA, A[0:3] invalid OE high to REG, CE1 high	; t ₂		0			ns
OE low pulse width	t ₃	Vdd = 5V	30			ns
		Vdd = 3.3V	35			ns
OE low to D[0:7] valid	t ₄				45	ns
OE high to D[0:7] invalid (data hold)	t ₅		10			ns
OE low to FCE low	t ₆	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns
OE high to FCE high	t ₇	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns
OE low to ROMG low	t ₈	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns
OE high to ROMG high	t ₉	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns

TABLE 2: Attribute Memory Write Cycle (PCMCIA MODE) (Refer to Figure 3)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
CCRA, A[0:3] Valid to WE low;	t ₁		0			ns
WE high to CCRA, A[0:3] invalid; WE high to REG, CE1 high	t ₂		0			ns
WE low pulse width	t_3	Vdd = 5V	30			ns
		Vdd = 3.3V	35			ns
D[0:7] valid to WE high (data setup)	t ₄		15			ns
WE high to D[0:7] invalid (data hold)	t ₅		10			ns
WE low to FCE low	t ₆	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns
WE high to FCE high	t ₇	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns




FIGURE 3: Attribute Memory Write Cycle (PCMCIA mode)




FIGURE 4: I/O Read Cycle (PCMCIA mode)

20

TABLE 3: I/O Read Cycle (PCMCIA mode) (Refer to Figure 4)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
A[0:3] valid to IORD LOW; REG, CE1, CE2 low to IORD	t₁ low		0			ns
$\overline{\text{IORD}}$ high to A[0:3] invalid; t_2 $\overline{\text{IORD}}$ high to $\overline{\text{REG}}$, $\overline{\text{CE1}}$, $\overline{\text{CE2}}$ high			0			ns
IORD low pulse width	t ₃	Vdd = 5V	30			ns
		Vdd = 3.3V	35			ns
IORD low to WAIT low	t ₄	Port busy (a) Vdd = 5V	0		35	ns
		Vdd = 3.3V			50	ns
IORD low to WAIT high ⁽¹⁾	t ₅	Port busy (a)			350	ns
IORD low to INPACK low	t ₆	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns
IORD high to INPACK high	t ₇	Vdd = 5V			25	ns
		Vdd = 3.3V			35	ns
IORD low to D[0:15] valid	t ₈	Register access (b) Vdd = 5V			50	ns
		Vdd = 3.3V			70	ns
WAIT high to D[0:15] valid	t ₉	Port busy (a)			5	ns
IORD high to D[0:15] invalid (data hold)	t ₁₀		10			ns

TABLE 4: I/O Write Cycle (PCMCIA mode) (Refer to Figure 5)

A[0:3] valid to IOWR LOW; REG, CE1, CE2 low to IOWR	t ₁			0		ns
IOWR high to A[0:3] invalid; IOWR high to REG, CE1, CE2 h	t ₂ igh			0		ns
IOWR low pulse width	t ₃		Vdd = 5V	30		ns
			Vdd = 3.3V	35		ns
IOWR low to WAIT low	t ₄	Port busy (a)	Vdd = 5V		35	ns
			Vdd = 3.3V		50	ns
IOWR low to WAIT high ⁽¹⁾	t ₅	Port busy (a)			350	ns
D[0:15] valid to IOWR high (data setup)	t ₆		_	15		ns
IOWR high to D[0:15] invalid (data hold)	t ₇			10		ns

Note: (1) Maximum of 350 ns may occur if system makes contiguous system read cycles at less than 100 ns intervals, and both the transmitter and receiver are active in "loopback" reception (if the transmitter and receiver are idle, the max value becomes 250 ns). 2.4 μs max for host read error.

- (a) For Buffer Memory Port when port is busy.
- (b) For register or port is not busy.




FIGURE 5: I/O Write Cycle (PCMCIA mode)




FIGURE 6: Read Cycle, Generic Bus Mode (Refer to Table 5)

TABLE 5: Read Cycle, Generic Bus Mode (Refer to Figure 6)

PARAMETER		CONDITIONS		MIN	NOM	MAX	UNIT
CS low to RD low; HA[0:3] valid to RD low	t ₁			0			ns
RD high to CS high; RD high to HA[0:3] invalid	t ₂			0			ns
RD low pulse width	t ₃		Vdd = 5V	30			ns
			Vdd = 3.3V	35			ns
RD low to READY low	t ₄	(a)	Vdd = 5V	0		35	ns
			Vdd = 3.3V			45	ns
RD low to READY high (1)	t ₅	(a)				350	ns
RD low to READY low (1)	t ₆	(b)		0		350	ns
RD high to READY high	t ₇	(b)		0		25	ns
RD low to READY low	t ₈	(d)	Vdd = 5V	0		30	ns
			Vdd = 3.3V			40	ns
RD high to READY high	t ₉	(d)		0		28	ns
RD low to HD[0:15] valid	t ₁₀	Register access	Vdd = 5V			45	ns
			Vdd = 3.3V			60	ns
READY high to HD[0:15] vali	d t ₁₁	Port access				5	ns
READY low to HD[0:15] valid	t t ₁₂	Port access				5	ns
RD high to HD[0:15] invalid (data hold)	t ₁₃			10			ns

Note:

- (1) Maximum of 350 ns may occur if system makes contiguous system read cycles at less than 100 ns intervals, and both the transmitter and receiver are active in "loopback" reception (if the transmitter and receiver are idle, the max value becomes 250 ns). 2.4 µs max for host read error.
- (a) For Buffer Memory Port when port is busy and RDYSEL = 1.
- (b) For Buffer Memory Port when port is busy and RDYSEL = 0.
- (c) For register or port is not busy and RDYSEL = 1.
- (d) For register or port is not busy and RDYSEL = 0.




FIGURE 7: Write Cycle, Generic Bus Mode (Refer to Table 6)

TABLE 6: Write Cycle, Generic Bus Mode (Refer to Figure 7)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
CS low to WR low; HA[0:3] valid to WR low	t ₁		0			ns
WR high to CS high; WR high to HA[0:3] invalid	t ₂		0			ns
WR low pulse width	t ₃	Vdd = 5\	' 30			ns
		Vdd = 3.3\	35			ns
WR low to READY low	t ₄	(a) $Vdd = 5V$	′ 0		35	ns
		Vdd = 3.3V	1		45	ns
WR low to READY high (1)	t ₅	(a)			350	ns
WR low to READY low (1)	t ₆	(b)	0		350	ns
WR high to READY high	t ₇	(b)			28	ns
WR low to READY low	t ₈	(d) $Vdd = 5V$	′ 0		30	ns
		Vdd = 3.3\	'		40	ns
WR high to READY high	t_9	(d)	0		25	ns
HD[0:15] valid to WR high (data setup)	t ₁₀		15			ns
WR high to HD[0:15] invalid (data hold)	t ₁₁		10			ns

Note: (1) Maximum of 350 ns may occur if system makes contiguous system read cycles at less than 100 ns intervals, and both the transmitter and receiver are active on "loopback" reception (if the transmitter and receiver are idle, the max value becomes 250 ns). 2.4 µs max for host write error.

- (a) For Buffer Memory Port when port is busy and RDYSEL = 1.
- (b) For Buffer Memory Port when port is busy and RDYSEL = 0.
- (c) For register or port is not busy and RDYSEL = 1.
- (d) For register or port is not busy and RDYSEL = 0.




FIGURE 8: Single-Cycle DMA Timing

TABLE 7: Single-Cycle DMA Timing (Refer to Figure 8)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
DMACK low to DMREQ low t ₁	Vdd = 5V	0		25	ns
	Vdd = 3.3V			30	ns
$\overline{\text{DMACK}}$ high to DMREQ high t_2	Vdd = 5V	0		25	ns
	Vdd = 3.3V			30	ns
$\overline{\rm DMACK}$ low to $\overline{\rm RD}$ or $\overline{\rm WR}$ low $\rm t_{_3}$		0			ns
\overline{RD} or \overline{WR} high to \overline{DMACK} high t_4		0			ns
$\overline{\text{RD}}$ or $\overline{\text{WR}}$ low to EOP low $t_{_{5}}$		0			ns
EOP high to $\overline{\text{DMACK}}$ high t_6		0			ns
EOP low pulse width t ₇		10			ns

Note: (1) An asserted EOP terminates any further DMREQ after DMACK returns high.

- (2) The DMA cycle uses DMACK as the chip select. DMACK overrides CS and HA[0:3] if they are both asserted at the same time, forcing selection of the Buffer Memory Port as in a DMA cycle.
- (3) For READY timing and HD[0:15] timing, see Figure 6, t_4 - t_{13} , and Figure 7, t_4 - t_{11} .




FIGURE 9: Burst DMA Timing

TABLE 8: Burst DMA Timing

PARAMETER	CONDITIONS		MIN	NOM	MAX	UNIT
RD or WR low to DMREQ low	5V	t ₁			30	ns
	3.3V	t ₁			40	ns
RD or WR high to DMACK high		t ₂	0			ns

Note: (1) DMREQ goes low during the next-to-last transfer of the burst. DMACK should not go high until after the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ pulse of the last transfer cycle goes high

- (2) The DMA cycle uses DMACK as the chip select. DMACK overrides CS and HA[0:3] if they are both asserted at the same time, forcing selection of the Buffer Memory Port as in a DMA cycle.
 (3) For READY timing and HD[0:15] timing, see Figure 6, t₄-t₁₃, and Figure 7, t₄-t₁₁.




FIGURE 10: Burst DMA Interrupted by DMACK

Note: Burst can be interrupted by $\overline{\text{DMACK}}$ high-going pulse during the burst. Burst will resume when $\overline{\text{DMACK}}$ returns low.




FIGURE 11: Burst DMA Terminated by EOP

TABLE 9: Burst DMA Terminated by EOP

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
EOP low to DMREQ low	t ₁	Vdd = 5V	4		28	ns
		Vdd = 3.3V			35	ns
EOP high to DMACK high	t ₂		3			ns
RD or WR low to EOP low	t ₃		0			ns

Note: EOP can be asserted during any transfer of the burst to terminate the process following that transfer.




FIGURE 12: RESET Timing

TABLE 10: RESET Timing

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
RESET pulse width t ₁		500			ns
RESET low to first $\overline{\text{CS}}/\overline{\text{CE1}}$ low t ₂		800			ns




FIGURE 13: Skip Packet Timing

TABLE 11: Skip Packet Timing

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Writing Skip Packet high to next Buffer Memory Port read t ₁		200			ns




FIGURE 14: SRAM Read Timing

TABLE 12: SRAM Read Timing

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
Read cycle	t ₁	RAMSP = 1	95			ns
		RAMSP = 0	145			ns
Address access time	t ₂	RAMSP = 1			75	ns
		RAMSP = 0			125	ns
Address valid to RCS0, 1 low	t ₃				8	ns
RCS0,1 high to address invalid	l t ₄		0			ns
Chip select access time	t ₅	RAMSP = 1			75	ns
		RAMSP = 0			125	ns
ROE high to RCS0, 1 high	t ₆		0		8	ns
Output enable access time	t ₇	RAMSP = 1			50	ns
		RAMSP = 0			100	ns
Data hold time	t ₈		0			ns
Address valid to ROE low	t ₉				30	ns

Note: Use SRAM with address access time of 75 ns or less for RAMSP = 1 and 125 ns or less for RAMSP = 0. RAMSP is DLCR6 <6>.




FIGURE 15: SRAM Write Timing

TABLE 13: SRAM Write Timing

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
Write Cycle	t ₁	RAMSP = 1	95			ns
		RAMSP= 0	145			ns
Address Valid to RCS0, 1 low	t ₂				8	ns
Address Valid to RWE high	t ₃	RAMSP = 1	70			ns
		RAMSP = 0	120			ns
RCS0,1 low to RWE high	t ₄	RAMSP = 1	70			ns
	7	RAMSP = 0	120			ns
RCS0, T high to Address Invalid	l t ₅		0			ns
$\overline{RCS0},\overline{1}$ low to \overline{RWE} low	t ₆		0			ns
RWE Pulse Width	t ₇	RAMSP = 1	70			ns
	,	RAMSP = 0	120			ns
RWE high to RCS0,1 high	t ₈		0			ns
RWE high to Address Invalid	t ₉		10			ns
Data Setup Time	t ₁₀	RAMSP = 1	40			ns
		RAMSP = 0	90			ns
Data Hold Time	t ₁₁		20			ns

Note: Use SRAM with address access time of 75 ns or less for RAMSP = 1 and 125 ns or less for RAMSP = 0. RAMSP is DLCR6 <6>.




FIGURE 16: Speaker Timing

TABLE 14: Speaker Timing (Refer to Figure 16)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
SPKR	Vdd = 5V			25	ns
high to low propagation delay t_1	Vdd = 3.3V			30	ns
SPKR	Vdd = 5V			25	ns
low to high propagation delay t_2	Vdd = 3.3V			30	ns




FIGURE 17: Interrupt Timing (Generic Bus Mode)

TABLE 15: Interrupt Timing (Generic Bus Mode)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
ĪNT	t ₁	Vdd = 5V	7		40	ns
signal cleaning delay		Vdd = 3.3V			50	ns

33




FIGURE 18: Interrupt Timing (PCMCIA Mode)

TABLE 16: Interrupt Timing (PCMCIA Mode)

PARAMETER		CONDITIONS		MIN	NOM	MAX	UNIT
ĪREQ		level interrupt	Vdd = 5V	7		40	ns
signal clearing delay	t ₁		Vdd = 3.3V			50	ns
IREQ low pulse width	t ₂	pulse interrupt		750		800	ns




FIGURE 19: Transmit Timing (AUI)

TABLE 17: Transmit Timing (AUI)

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
DOP/DON end-of-packet delimiter	t ₁		200			ns
DOP/DON line voltage transition	t ₂				8	μs




FIGURE 20: Transmit Timing (TP)

TABLE 18: Transmit Timing (TP)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
TPOP/TPON end-of-packet delimiter t ₁		250			ns
TPDP/TPDN end-of-packet delimiter t ₂		200			ns
TPOP to TPDP and TPON to TPDN delay t_3			50		ns




FIGURE 21: Link Test Timing

TABLE 19: Link Test Timing

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
TPOP link pulse width t ₁			150		ns
TPDP/TPDN link pulse width t ₂			100		ns
Duration between transmitted t ₃ link pulses		9		11	ms
Duration between received link pulses t ₄		4.1		65	ms




FIGURE 22: LED Timing (TP)

TABLE 20: LED Timing

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
Transmit blink-off timing	t ₁	TP selected		100		ms




FIGURE 23: LED Timing (AUI)

TABLE 21: LED Timing

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
Transmit blink-on timing t	1	AUI selected		100		ms




FIGURE 24: Oscillator Duty Cycle

TABLE 22: OSCI Duty Cycle

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
Oscillator duty cycle	t ₁		40	50	60	%





FIGURE 25: Test Conditions

PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.




TSC 78Q8373 100-Lead TQFP PCMCIA Bus Mode

PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.



TSC 78Q8373 100-Lead TQFP Generic Bus Mode

ORDERING INFORMATION

PART DESCRIPTION	ORDER NUMBER	PACKAGE MARK
TSC 78Q8373 - PCMCIA Ethernet Combo 100-lead TQFP	78Q8373-CGT	78Q8373-CGT

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation. TDK Semiconductor Corporation reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

TDK Semiconductor Corporation, 14351 Myford Road, Tustin, CA 92780-7068 (714) 508-8800, FAX (714) 508-8877