

4-tone PCM Melody+ADPCM/PCM Voice Synthesizer (BandDirectorTM Family)

INTRODUCTION

The W56xxx is a family of multi-engine speech synthesizers. These synthesizers incorporate part of the following parts into a single chip: a simple 4-bit uC core (including RAM, register file, timer, interrupt control logic, ALU, and stack), speech synthesizers and PCM melody generator.




Figure 0-1. Speech Synthesizer Spectrum

As shown in Figure 0-1, the W56xxx satisfies those applications of parallel processing requirements and especially of good quality melody effects. On the other hand, customers select PowerSpeech series (W528x, W523x, W581xx, W583xx, and W529xx) for the sake of cost issues.

Also noted in Figure 0-1, the W56xxx family shows the same performance while spans into a wide range of cost structure. That's because the different components selected for a certain family member to fit specific applications.

Typical applications for the W56xxx family are listed below:

- · Talking clocks
- Toys
- Direct-Mail Advertisements
- · Computer-aided instruction
- Games
- Edutainment toys
- Gifts
- · Warning Systems

Publication Release Date: Oct. 1999 Revision A7



Winbond supports the development for the W56xxx family as usual -- user friendly developing environment. Several development tools are provided in order to cut the time required to develop a code. They are ICE (In Circuit Emulator), Speech Coding System Version 7.51 Beta (including MIDI conversion utility and PCMMelody timbre librarian), and demo boards.

The W56000 chip is used for the In Circuit Emulation for all of the family members. All of the derivatives of this family is a sub-set of the W56000 chip.

GENERAL DESCRIPTION

The W561xxx is a sub-set of the W56000. It consists of a 4-bit uC, two ADPCM/PCM synthesizer and one PCM Melody generator. The W562xx also consists of 4 bits uC, two ADPCM synthesizer and one dual tone melody generator but PCM Melody generator for cost issue, and do not support volume control. The internal 4-bit uC is composed of a 64-nibble RAM, and an 8-bit timer.

The W561xxx is one of the derivatives of the W56000 family (the MIDI speech products with multi-engine capability). It is capable of processing μC , speech synthesis, and PCM Melody generation in parallel. The internal 4-bit μC is a simple engine to execute instructions of up to 12 KIPS (Kilo-Instructions Per Second). Other engines are activated in parallel with the μC to implement specific tasks, like speech syntheses and PCM Melody generation.

The W561xxx consists of a 4-bit μ C, two ADPCM/PCM synthesizers, one 4-tone PCM Melody generator, and on-chip ROM (program ROM plus 128-Kbit timbre ROM). The internal 4-bit μ C is composed of an ALU, a 64-nibble RAM, and an 8-bit timer.

The dual channel operations (synth1 and synth2, or synth and PCM Melody) is implemented by dedicated H/W only with the help of synth interrupts for concatenating voice segments and melody phrases automatically. The efforts in programming the speech equation is much like that of the PowerSpeech. User-friendly programming style is thus preserved under Winbond's speech coding system.

The W561xxx is equipped with the W56000 ICE system, customers' programs can be debugged efficiently and effectively than ever.

PART NO.	W561S15	W561S20	W561S25	W561S30	W561S40
Sec.	15	20	25	30	40
Main ROM size	640 Kbit	768 Kbit	896 Kbit	1024 Kbit	1472 Kbit
PART NO.	W561S50	W561S60	W561S80	W561S99	W561M02
Sec.	50	60	80	100	120
Main ROM size	1760 Kbit	1920 Kbit	3072 Kbit	3520 Kbit	3968 Kbit

There are 2 bodies in W561M-xx family for two chip solution, list as following.

Product #	Duration	ROM	Chip Set Configuration
W561M-03	3 minutes	6 Mbits	W56000 + W55M06
W561M-04	4 minutes	8064 Kbits	W56000 + W55M08

Possible applications are:

- Programmed voice synthesis with background music or speech.
- I/O interactive voice synthesis to accompany with background music or speech.
- Demo of music songs with possible dynamic timbre/tempo changes during playback.
- · Q&A games.



· Edutainment toys.

FEATURE

- Dual-channel operation via interrupt for automatic voice segment concatenation
- · Multi-engine processor, which is composed of
 - 1) µC, with basic ALU, 64-nibble RAM, and 8-bit timer.
 - 2) Synth1, capable of voice syntheses with 4-bit ADPCM @SR=4.8/6/8/12 Khz and 8-bit PCM @SR=3/4/6 Khz.
 - 3) Synth2, same as synth1.
 - PCM Melody (4-tone melody) and voice melody are possible with 16 Kbyte timbre ROM.
 - 5) The on-chip ROM is divided into two memory spaces: the main ROM is shared among program execution, voice synthesis, and note storage; the timbre ROM is used to store the PCM data of timbre.
- Multi-tasking (+: in cascade, //: in parallel)
 - μC // (synth1 + PCM Melody) // synth2
- · Dynamic register control by LD instructions
 - ♦ Volume (VOL1/VOL2 for channel 1/2)
 - ♦ Melody: timbre0/1/2/3, tempo
- PCM Melody (W561xxx only)
 - ♦ melody synthesis
 - ♦ Note number only limited by main ROM size
 - Note span: G1 G5 (G3 as timbre, 49 notes, 4 octaves). G2 G6, provided G4 as timbre.
 - ♦ 4 kind of envelope control in 16 steps
 - ♦ User-definable timbre library to achieve various kind of instrument effects
 - ♦ Midi-conversion utility provided
- Selectable PCM Melody quality (SR=12 KHz, 1key/timbre)
 - ♦ Table size: 1/2/3/4/6/8/12/16 Kbyte per timbre.
 - ♦ Loop size: 128/256/512/1K/2K/4Kbit with respect to table size.
- Low power consumption (@5 volt)
- Operating voltage: 2.4 5.5 volt
- Truely interrupt, instead of polling
- TG interrupt provided
 - ♦ Shared TG interrupt for P0/P1 inputs
 - ♦ Global TG interrupt enable (IEF.3) provided
 - ♦ Individual interrupt enable (PER0/PER1) provided
- 1 input port (P0), 2 I/O ports (P1 & P2), & 1 output port (P3)
- 8-level STACK shared by CALL, timer, synthesis, and TG.
- SPK1/2 (or DAC1/2) provided for stereo outputs
- Mixed channel outputs for SPK1 (or DAC1)
- Programming style: downward compatible with PowerSpeech™
- Single clock: 3 MHz ring or crystal selected by an external pin
- W56000 ICE system for easy debugging



W561xxx PAD DESCRIPTION

Name	I/O	Description
P0.0 - P0.3	I	TG pins, internally pulled high.
P1.0 - P1.3	I/O	I/O multiplexed port 0. Interruptable port if selected as input.
P2.0 - P2.3	I/O	I/O multiplexed port 1. status port only if selected as input.
P3.0 - P3.3	0	Output pins.
DAC1	0	Current output of channel 1 for driving an external speaker.
DAC2	0	Current output of channel 2 for driving an external speaker.
TEST	ı	Test pin, internally pulled low.
OSCI	I	Connect Rosc to VDD or connect crystal between OSCI and OSCO to
		generate the 3 MHz master frequency
OSCO	0	
OSCSEL	I	Oscillator type selecting pin, internally kept floating. Connect to VDD to
		select Crystal type, connect to GND to select ring oscillator type.
/RESET	I	Reset all, functions as POR, internally pulled high.
VSS	-	Negative power supply.
VDD	-	Positive power supply.

BLOCK DIAGRAM




Figure 0-2. Block Diagram of W561xxx



FUNCTION DESCRIPTION

The W561xxx is basically a subset of the W56000 ICE chip, which is a μ C-based speech processor with multi-tasking capability to implement the program control, voice synthesis, and PCM Melody generation in parallel.

There are maximum 8 external TG interrupts (P0 & P1) which are serviced upon the encountering of the falling-edge triggers. These TG input are different from Winbond's previous PowerSpeech owing to the interrupt essence, which means these TG inputs don't overwrite the current operation, but interrupt instead. After completion of the common ISR, the unfinished program that is interrupted by TG will be continued. The POI is another interrupt that executes automatically upon power up or depression of the RESET pin. A total of 8 x 9 keypad matrix can be formed by configuring 8 inputs (P0 & P1) , 8 outputs (P2 & P3) and ground without external components.

The W561xxx can synthesize dual-channel voices with different sample rate or voice synthesis plus melody generation independently, meanwhile the control program proceeds to execute regardless of the dual-channel operation. For synchronization among the control program and voice syntheses, two busy flags (BZ1 & BZ2) concerning the status of the dual channels are available. Also, at the end of each voice segment synthesis or melody phrase generation, the H/W channel interrupt is generated to finish the playback of the channel list. After the completion of a channel list, each channel must be terminated by an identifier to mark "End Of List (EOL)." Should the EOL mark be encountered, the specific channel is said to enter the IDLE state, where the busy flag turns down at that moment.

The sample rate used for each channel may be different to make efficient use of the memory space and to have an acceptable voice quality. For each channel list, there could be delays, which could be made by inserting silence of certain length, between successive voice segments or melody phrases to allow for better synchronization of the dual channel outputs. Because of the parallel processing capability of the W56000 family, customers now have the ability to change status of the output pins during the period of channel operation without sacrificing the continuation of voice combinations.

The ALU together with the 64-nibble RAM of the W56XXX offers customers a great deal of flexibility to achieve various kind of program controls for different applications.

The volume of the dual-channel outputs can be adjusted in 8 levels to achieve fade-in and fade-out effects. Customers may mix the dual-channel outputs into one single DAC1 or separate dual-channel outputs into DAC1 and DAC2 for stereo effects.

The PCM Melodyis a 4-tone melody generator that gives more natural, bountiful timbre than traditional dual-tone melody effects. The W561xxx comes with timbre library creation utility for users to make their own timbres to use in the melody tunes. Also, standard MIDI files can be transformed to Winbond's PCM Melodyfiles format for W561xxx compilation, eliminating the need to get acquainted with another score input GUI.

The W561xxx program can be developed by customers themselves quite easily as **PowerSpeech™** products. The developing environment is much the same with current Winbond's speech coding system. Besides, another powerful debugging tools, the W56000 ICE system, is provided to assist program development. Less effort, but high output is always the programming guideline for the W56000 family.

P0.0 - P0.3



The P0 port is interruptable trigger inputs with separate internal pull-up devices. This port is usually regarded as TG1 - TG4 in previous PowerSpeech products. No internal debounce circuits is available with P0, since the bounce is to be eliminated by means of user's program. A common ISR, for P0 & P1 (provided that P1 is selected as input port), will be invoked once a low-going edge is sensed on the port, the program is then used to further differentiate which pin of the port is actually pressed down.

P1.0 - P1.3

These pins can be selected to be either inputs or outputs, depending on the status of IOR1 (I/O register 1). By setting the PCR1 (Pin Configuration Register 1), each selection can also be defined as passive pull-up or floating for input pins, or defined as inverter or open drain outputs. See Control Registers for further information. The P1 port is interruptable and invokes the same ISR as P0, if selected as input.

P2.0 - P2.3

These pins can be selected to be either inputs or outputs, depending on the status of IOR2 (I/O register 2). By setting the PCR2 (Pin Configuration Register 2), each selection can also be defined as passive pull-up or floating for input pins, or defined as inverter or open drain outputs. See Control Registers for further information. The P2 port is a status port (not interruptable, users have to move it to internal RAM for further processing), if selected as input.

P3.0 - P3.3

The P3 is an **inverter type** output port.

VDD & VSS

VDD is the positive power supply, while VSS is the negative power supply. In order to prevent possible power noises generated during motor driving from interfering the proper operations of the internal POR circuit, which is essential to the POI(Power On Initialization) process of the PowerSpeech synthesizers, two approaches are being adopted in the W561xxx one is to use the /RESET pin, which is described in detail elsewhere, to fully reset the internal circuit for a brand new start; the other is to place VDD and POR circuit apart as far as possible to reduce the possibility of noise induction.

In order for the W561xxx to process the POI correctly, the VDD has to drop low enough and rise quite quickly to initiate the internal POR circuit for generating the required pulse. Special care goes to the discharge of VDD to nearly ground level to ensure proper operations.

TEST

The TEST pin is used solely for test purposes. It is internally pulled low by an NMOS device with a $200 \text{K}\Omega$ resistance to prevent floating-gate conditions.



/RESET

Active low reset input with an internal pull-high resistance of 500 K Ω . The falling edge of the /RESET pin will reset the W56XXX totally, just like the POR condition. Right at the rising edge of the /RESET input, the W56XXX starts to awake and proceeds to undergo the POI process.

Originally, the /RESET pin is used to function as a last resort to rescue the POR failure issue, which is encountered in some occasions where the internal POR circuit of the W56XXX can't operate properly. If customers failed to discharge the VDD to ground level and re-power up the W56XXX, it may function abnormally, causing unpredictable operations. Users may then reset the W56XXX by sending a pulse through the /RESET pin to re-start the operation from the very beginning: POI. Maybe, this is the safest way to get around all the annoying POR issues.

DAC1, DAC2

The DAC1 (DAC2) pin is a current-type voice output, which is connected to the output of the internal D/A converter. The full scale output of the 8-bit D/A converter is 5 mA, which is able to drive the external 8-W speaker through the amplification of a low-power NPN transistor with a β of around 120 - 160. (Usually, the selection of an 8050D transistor is appropriate.)




Figure 0-3. DAC Current-type Voice Output

The shunt resistor R in Figure 0-3 is used to reduce the current that enters into the base of the NPN transistor for driving the external speaker without distortions, which may occur in the above simple scheme.

Distortions result from two facts: one is the saturation phenomenon of the transistor due to large IB, the other is the introduction of R that cuts small signals too much out of the original waveform. A typical value of the shunt resistor is around 4700hm - 1K0hm . The smaller the resistance, the smaller the current enters the transistor and vice versa. Users have to trade off what value of R could be added without causing these two kind of distortions.

The capacitor C is used for low-pass filtering the unwanted high-frequency noises that are generated from D/A converters during sample transitions. Users may adjust the capacitance to reach a better perceptual hearing. It could be simply omitted without affecting the voice quality too much.

For W562xx there is no DAC2.



OSCI, OSCO, OSCSEL

The master frequency (3 Mhz) of the W561xxx can be generated by either of two oscillator types: one is ring oscillator, the other is crystal oscillator. Connect OSCI to VDD via Rosc and left OSCO open gives the former selection, while connect a crystal between OSCI & OSCO picks the latter selection. For crystal oscillator, the master frequency can be observed on the OSCO pin. The OSCSEL pin is used to select one of these two oscillator types. The OSCSEL is internally kept floating, users have to connect the OSCSEL pin to whether VDD for the selection of crystal oscillator, or VSS for the selection of the ring oscillator.

OSCSEL must connect to VDD or VSS for W561xxx, and there is no OSCSEL pin for W562XX.

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	CONDITIONS	RATED VALUE	UNIT
Power Supply	VDD - VSS	-	-0.3 - +7.0	V
Input Voltage	Vin	All Inputs	Vss-0.3 - VDD+0.3	V
Storage Temp.	Tstg	-	-55 - +150	°C
Operating Temp.	Topr	-	0 - +70	°C

NOTE: Operating the device under conditions beyond those indicated above may cause permanent damage or affect device reliability.

ELECTRICAL CHARACTERISTICS

DC PARAMETERS

(VDD-VSS = 3.0V, Fm = 3 MHz, Ta = 25° C; unless otherwise specified)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	Vdd	-	2.4	-	5.5	V
Standby Current	IDD1	No load, No Playing @5V	-	-	2	μΑ
Operating Current	IOP1	No load				
(Crystal Type)			-	-	1	mA
Operating Current	IOP2	No load				
(Ring Type)			-	-	1	mA
Input Low Voltage	VIL	All Input Pins	Vss	•	0.3Vdd	V
Input High Voltage	ViH	All Input Pins	0.7Vdd	-	Vdd	V
Input Current for P0, P1,P2	IIN	VDD = 3V, $VIN = 0V$	-	-	-6	μΑ
Input Current for /RESET	lin1	VDD = 3V, $VIN = 0V$	-	-	-6	μΑ
Output Current of P1,	IOL	VDD = 3V, $VOUT = 0.4V$	5	-	1	mA
P2, P3	Іон	VDD = 3V, $VOUT = 2.7V$	-3	•	-	mA
DAC1/2 (D/A full Scale)	IDAC	$VDD = 4.5V$, $RL = 100\Omega$	-4.0	-5.0	-6.0	mA
Pull-low Resistor	RPL	TEST, OSCSEL Pins	100	-	-	ΚΩ



AC PARAMETERS

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Main-clock Frequency	Fм	Ring type, Rosc = $1.2M\Omega$	2.7	3	3.3	MHz
		$@3V,1.1M\Omega@4.5V$				
		Crystal type	-	3	-	
Frequency Deviation by Voltage Drop for Ring Type Oscillator	<u>Δf</u> f	$\frac{f(3V) - f(2.4V)}{f(3V)}$	-	-	10	%
Instruction Cycle Time	TINS	One machine cycle	1/12K	-	1/3K	S
POR Pulse Width	TPOR	-	1	-	-	mS

TYPICAL APPLICATION (for your reference only)





Figure 0-4. Application Circuit of W561xxx



Bonding Pad Diagram (W561xxx)



PAD NO.	PAD NAME	PAD NO.	PAD NAME	PAD NO.	PAD NAME
1	TEST	12	TEST3	23	P2.3
2	/RESET	13	TEST4	24	P1.0
3	VDD	14	VDD	25	P1.1
4	VSS	15	VSS	26	P1.2
5	DAC1	16	P3.0	27	P1.3
6	DAC2	17	P3.1	28	P0.0
7	OSCSEL	18	P3.2	29	P0.1
8	OSCO	19	P3.3	30	P0.2
9	OSCI	20	P2.0	31	P0.3
10	TEST1	21	P2.1		
11	TEST2	22	P2.2		



ARCHITECTURE

This section discusses the internal architecture of W561xxx Figure 0-1 shows the major components of the W561xxx devices' internal architecture.




Figure 0-1. W561xxx Block Diagram

RAM and Registers

0x00 - 0x07	Working RAM
0x08 - 0x3F	General-purpose RAM
0x40 - 0x5F	Control Register
0x60 - 0xFF	ICE Register

The built-in RAM and registers map to the same address lines, which is called memory (RAM) mapped registers. The registers comprise three major parts: 1) control registers, like ACC & IOR; 2) internal registers, like SAR, CLP, STACK, and OPTION registers. They are used for ICE debugging purposes



The first 128 RAM-mapped locations are 4-bit wide and are suitable for data exchanges. The last 128 addresses are used for those registers that got more than 4 bits.

RAM

 64×4 bits RAM, R0..R63, can be used to store data. They can only be addressed directly. The first eight locations, R0..R7, are used as **Working Register (WR)**, denote as WR0 to WR7. They are useful in data moves from other RAM-mapped locations. For convenience, users can denote WR0 \sim WR7 as R0 \sim R7 to load data directly, and then rename to WR0 \sim WR7 for moving the data. The other data memories are used as general memory and can't operate directly with another RAM.

Example:

(1) Load data

LD R10, 1001b ; the 4 bit value is loaded into the addressed location 10.

(2) Load & Move data

LD R2, 1001b ; Working Register location 2 (WR2) is named as R2 for loading MV R63, WR2 ; data into it , and then renamed to WR2 to move data to R63.

Control Registers

ACC

The ACC (Accumulator) is generally modified during MOVE and ALU operations to reflect the operation result. Branch instructions can be decided to be executed or not depending on the ACC content.

MODE

3	2	1	0
Dynamic Control			Timer clock
Melody	Vol2	Vol1	

Default vaules upon power up are "0000", indicating dynamic control is OFF for all three possible parameters: melody timbre/tempo, channel1 volume, and channel2 volume; and clock source of timer is 32 Hz.

MODE.0	Clock Source	Overflow Period
0	32 Hz	30 mS - 8 S
1	32 KHz	30 uS - 8 mS

The dynamic control feature of the W561xxx allows customers to change the parameters through program control, in addition to fixed playback along with the voice segments or melody phrases. Example:

LD MODE, 1101b ; Dynamic control of Melody and Volume 2 are ON

; clock source of Timer is 32 Khz

IER

3	2	1	0
Timer	TG	Reserved	Reserved

0: Disable (Default)

1: Enable



If an interrupt source is disabled, the corresponding ISR (Interrupt Service Routine) won't be invoked upon the occurrence.

Example:

LD IER, 1100b ; Timer & Trigger interrupt are enable,

PER0 (Port Enable Register 0)

3	2	1	0
P0.3	P0.2	P0.1	P0.0

0: Disable (default)

1: Enable

The PER0 (Port Enable Register 0) defines the enable/disable condition for the falling-edge trigger of each P0 pin.

Example:

LD PER0, 0011b; The pins P0.2 and P0.3 are disable.

PER1 (Port Enable Register 1)

3	2	1	0
P1.3	P1.2	P1.1	P1.0

0: Disable (default)

1: Enable

The PER1 (Port Enable Register 1) defines the enable/disable condition for the falling-edge trigger of each P1 pin when P1 is configured as input port.

Example:

LD PER1, 1100b ; Pins P1.0 and P1.1 are disable

P1 (Port 1 Register)

3	2	1	0
P1.3	P1.2	P1.1	P1.0

P1 is used for storing output values, provided that some pins of the port 1 is selected as outputs.

P2 (Port 2 Register)

3	2	1	0
P2.3	P2.2	P2.1	P2.0

P2 is used for storing output values, provided that some pins of the port 2 is selected as outputs.



P3 (Port 3 Register)

	3	2	1	0
Р	3.3	P3.2	P3.1	P3.0

P3 is used for storing output values of the port 3.

IOR1 (I/O Register 1)

3	2	1	0
P1.3	P1.2	P1.1	P1.0

0: Input (Default)

1: Output

This register is used to specify the selection of input or output of P1.0 - P1.3 pins of port P1. A "0" selects input, while a "1" gives the output selection. Default value of IOR1 is 00h(after power on, or reset), which indicates the selection of all inputs, to avoid possible I/O conflicts with external circuits that may cause large current consumption.

Example:

LD IOR1, 1100b ; input pins : P1.0, P1.1

; output pins : P1.2, P1.3

Once a pin was configured as input pin and Hi impedance (by set 0 in related bit of PCR1 or PCR2 register), this pin *must not* leave as floating to avoid large standby current.

IOR2 (I/O Register 2)

3	2	1	0
P2.3	P2.2	P2.1	P2.0

Same as IOR1 except for the selection of port P2, rather than port P1.

Example:

LD IOR2, 1111b ; port 2 is configured as output port

PCR1 (Port Configuration Register 1)

3	2	1	0
P1.3	P1.2	P1.1	P1.0

Defaults are "0" upon power up.

Together with IOR1, the state of port P1 can be configured as follows:

Pin Function	P1	PCR1	IOR1	Pin State
Input, High Z	Х	0	0	High Z
Input, Internal Pull-	Х	1	0	Passive Pull-up
up				
Output, Inverter	0	1	1	0
Output, Inverter	1	1	1	1
Output, Open Drain	0	0	1	0
Output, Open Drain	1	0	1	High Z

Example:



LD IOR1, 1111b ; P1 is configured as an open-drain output port with

LD PCR1, 0000b; high Z state

LD P1, 1111b

PCR2 (Port Configuration Register 2)

3	2	1	0
P2.3	P2.2	P2.1	P2.0

This register is used to configure the I/O type of port P2.

VOL1 / VOL2

|--|

Default: 111 for non-attenuated volume.

These two registers, VOL1 and VOL2, are used to set the volume for channel 1 and channel 2, respectively. The available values are listed below:

Bit	Volume (Normalized)	Volume (dB)
111	1	0
110	0.8	-2
101	0.63	-4
100	0.5	-6
011	0.4	-8
010	0.32	-10
001	0.2	-14
000	0.1	-20

Example:

LD VOL1, 0100b; the volume of channel 1 is normalized with a factor of 0.5

; when the dynamic control of VOL1 is enable.

PSR (Processor Status Register)

PSR.3	PSR.2	PSR.1	PSR.0
BZ2	BZ1	Carry	Zero
Read	only	Read / Write	Read only

0: False (Default upon power up)

1: True

BZ2: busy or not of channel 2. BZ1: busy or not of channel 1. Carry: carry flag is set or not.

Zero: zero flag is set or not (default is 1).



The PSR register needs to be stored first after an interrupt happens along with general-purpose ACC in order to prevent from possible changes made during ISR. They must be moved from temporarily stored RAM locations to PSR and ACC for restoring initial values correctly.

Example:

SETB PSR.1; set the carry flag (CF) to 1

TF0 (Trigger Flag of Port 0)

TF0 is used to latch the individual trigger event of port 0 (pins P0.0 - P0.3). TF0 register is organized as 4-bit binary register (TF0.0 to TF0.3). It can be read or cleared by "MV WRn , TF0", and "CLR TF0" instructions. The bit descriptions are as follows:

3	2	1	0
P0.3	P0.2	P0.1	P0.0

Bit 0 = 1 Falling-edge detected on P0.0 Bit 1 = 1 Falling-edge detected on P0.1 Bit 2 = 1 Falling-edge detected on P0.2 Bit 3 = 1 Falling-edge detected on P0.3

Default value is 0000B upon power up. Since each bit of TF0 will be set up to 1 whenever a falling-edge is detected on the corresponding pin (no debounce time). The TF0 must be cleared immediately after the ISR of dedicated TG interrupt is successfully invoked to prevent the undesired disturbance which may be caused by glitch on port 0 (see more detail in **Program Example** section).

Example:

CLR TF0 ; clear the TF0 register

CLRB TF0.1 ; clear TF0 bit1

TF1 (Trigger Flag of Port 1)

3	2	1	0
P1.3	P1.2	P1.1	P1.0

Same as TF0 except for port P1, rather than port P0, when P1 is configured as trigger interrupt input.

TIMER

7	6	5	4	3	2	1	0

This 8-bit timer downcounts every clock cycle, which is determined by the timer clock source. Upon overflow conditions that occur when the timer changes from 00h to FFh, the W56000 generates the timer INT to allow manipulation of timed events. It starts to downcount after the execution of "LD timer, operand". After the timer INT occurs under overflow conditions, the timer stops downcounting. Users have to re-start the timer operation by loading the timer with an appropriate value.

The timer interrupt happens every 30 uS - 8 second, depending on the selection of different clock sources, and can be disabled by IER.



.....

Example:

LD TIMER, 080h ; load the period of timer into TIMER register

; and the timer starts downcounting

TIMER_INTERRUPT: ; timer interrupt entry

LD TIMER, 080h ; re-start the counting

RTI ; return from interrupt

TEMPO

5 4 3 2 1 0

The TEMPO register is used to set the clock frequency for beat control. Two approaches can be used to set the TEMPO register: 1) the command in note area; 2) the instruction in the program area. The former approach is used for default demonstration, while the latter is more convenient for dynamic control purposes.

Available tempos are listed in the following table:

| TEMPO |
|-------|-------|-------|-------|-------|-------|-------|-------|
| (Hex) | (bpm) | (Hex) | (bpm) | (Hex) | (bpm) | (Hex) | (bpm) |
| 00 | - | 10 | 90 | 20 | 45 | 30 | 30 |
| 01 | 1440 | 11 | 85 | 21 | 44 | 31 | 29 |
| 02 | 720 | 12 | 80 | 22 | 42 | 32 | 28 |
| 03 | 480 | 13 | 76 | 23 | 41 | 33 | 28 |
| 04 | 360 | 14 | 72 | 24 | 40 | 34 | 27 |
| 05 | 288 | 15 | 69 | 25 | 38 | 35 | 27 |
| 06 | 240 | 16 | 65 | 26 | 37 | 36 | 26 |
| 07 | 206 | 17 | 63 | 27 | 36 | 37 | 26 |
| 08 | 180 | 18 | 60 | 28 | 36 | 38 | 25 |
| 09 | 160 | 19 | 58 | 29 | 35 | 39 | 25 |
| 0A | 144 | 1A | 55 | 2A | 34 | 3A | 24 |
| 0B | 131 | 1B | 53 | 2B | 33 | 3B | 24 |
| 0C | 120 | 1C | 51 | 2C | 32 | 3C | 23 |
| 0D | 111 | 1D | 50 | 2D | 32 | 3D | 23 |
| 0E | 103 | 1E | 48 | 2E | 31 | 3E | 23 |
| 0F | 96 | 1F | 46 | 2F | 30 | 3F | 22 |

Example:

LD TEMPO, 0Ch ; load the value 0Ch (120 beat per minute) into TEMPO.



TIMBRE0 /1 /2 /3

7	6	5	4	3	2	1	0

The compiler feeds the PCM Melody timbre into memory space by extracting table size information contained in the Winbond.tlb file, which is basically a library for users to select from. Besides, users can also have their own user-defined timbres by following certain library creation rules. Timbre start addresses are then calculated.

LD TIMBREn, piano ; Compiler knows what "piano" stands for by looking up the Winbond.tlb

; library. (n=0 to 3)

*Note: for LD TIMBRE3, instrument The instrument could not be 1/2 sec sustainment.

A typical timbre map is depicted below:

Start Address (Kbyte)	Timbre
0	Piano
2	Oboe
2 3	Cello
4	Violin
6	Cat
10	Cow
14	String

Memory Partition

The W56000 divides the external memory space into several different partitions for the purpose of dual-channel operation along with the program execution, they are: Option, IV (Interrupt Vector), COLA (Channel Operation List Area), Control Program, ADPCM/PCM/note, and timbre ROM.

In W561xxx series, timbre ROM size is fixed at 16 bytes






Figure 0-2. Memory Partition

Operation Flow




Figure 0-3. Operation Flow Chat

The Figure 0-3. shows the operation flow chart of W56xxx device.

The W561xxx enters power down (or called standby) mode if and only if the following conditions are met:

- 1) END instruction executed:
- 2) Dual-channel operations cease;
- 3) Timer disabled or not activated since last overflow.

After entering the power down mode, only /RESET and TG interrupts can wake up the W56xxx. Followings are two typical procedures to get in/out of the power down mode.

- 1) Power on => Boot (Option & timbre loading < 200 mS) => POI => Operation => Power down.
- 2) Power down mode => Wake up (RESET, TG interrupt, or divider interrupt) => Operation => Power down.



Interrupt

Keyword	Name	Address	Instruction
POI:	POR/Reset	002H	JP POI
Reserved	Reserved	H800	Reserved
TG:	TG	00AH	JP TG
Timer_interrupt:	Timer	00CH	JP Timer_interrupt

Table 0-1. Interrupt vector

When an ISR (Interrupt Service Routine) is in service, others (TG, Timer) are disabled by H/W automatically. Only if otherwise enabled by S/W program through instructions that modify content of IER, like "LD IER, operand", (the disable condition be released by this instruction upon the updating of IER), or enable interrupt EN INT , other interrupts (except for POR) are disabled until the reaching of RTI (interrupt enabled again by H/W automatically), which indicates the finish of an ISR. Special care goes to the prevention of STACK overflow, since only maximum 8-level stack register is shared among all interrupt sources, and CALL instruction.

The POR/Reset is Non-Maskable Interrupt (NMI). The program execution and channel operations all return to initial states as in power up conditions.

Other interrupt sources are processed in a polling sequence of the priority: TG => Timer, if occur simultaneously. If an interrupt is disabled during ISR of other interrupts, it is latched and shall be serviced right after the release of the disable condition.

Trigger

Since all P0 & P1 triggers share the same TG interrupt vector, users have to further differentiate the real one from others by programming. Also, trigger debounce should be considered in the TG section. Though a little bit complex than PowerSpeech, which is done by H/W debounce circuit, but on the other hand, it do mean more flexibility.






Figure 0-4. Trigger Scheme

Figure 0-4 shows the structure of trigger scheme. Two program examples based on this structure is listed below to show how to configure the ISR for trigger interrupt.

Example (1): Use port 0 as interrupt source

```
TG:
                                 ; TG is keyword.
  MV WR0, P0
  CJE R0, 1111B, BACK
  MV WR1, TF0
  CJE R1, 0000B, BACK
                                  ; Software debounce used to prevent the glitch on port 0
  call debounce
  XOR P0, WR0
  JZ SCAN0
BACK:
  CLR TF0
  RTI
SCAN0:
                              ; differentiate which pin of port 0 is the real one trigger source.
  MV WR0, TF0
  MV ACC, WR0
  CLR TF0
  JB0 P00
  JB1 P01
  JB2 P02
```



```
JB3 P03
   RTI
P00:
                                     ; ISR for trigger source P0.0
  PLAY CH1, H4+some_2+T4
  RTI
P01:
  PLAY CH1, H4+arround_2+T4
                                    ; ISR for trigger source P0.1
  RTI
P02:
                                      ; ISR for trigger source P0.2
  PLAY CH1, H4+feel_2+T4
  RTI
P03:
  PLAY CH1, H4+dance_2+T4
                                     ; ISR for trigger source P0.3
  RTI
debounce:
                                      ; soft ware debounce, a delay time of about
   LD R11, 0111b
                                      ; 512 instructions cycle time = 40 mS
a:
    LD R12, 1111b
b:
    DJNZ R12, b
    DJNZ R11, a
Example (2): Use both port 0 and port 1 as trigger source
TG:
                             ; TG is keyword.
  MV WR0, P0
  CJE R0, 1111B, TRIG1
  MV WR1, TF0
  CJE R1, 0000B, TRIG1
  call debounce
  XOR P0, WR0
   JZ SCAN0
TRIG1:
                                 ; software debounce for port 1
```

XOR P0, WR0
JZ SCAN0

TRIG1: ; software debounce for port 1
CLR TF0
MV WR0, P1
CJE R0, 1111B, BACK
MV WR1, TF1
CJE R1, 0000B, BACK
call debounce
XOR P1, WR0
JZ SCAN1

BACK:
CLR TF1
RTI

SCAN0: MV WR0, TF0 MV ACC, WR0 CLR TF0



JB0 P00 JB1 P01 JB2 P02 JB3 P03 RTI

SCAN1:

; differentiate which pin of port 1 is the real one trigger source

MV WR0, TF1 MV ACC, WR0 CLR TF1 JB0 P10 JB1 P11 JB2 P12 JB3 P13 RTI

Timer

The timer of the W56xxx is a quite simple mechanism to facilitate applications with timed events. Once the timer interrupt is enabled, the timer starts to down-count as long as the "LD timer, operand" is executed. Upon reaching the overflow condition, the timer interrupt occurs and the timer_interrupt subroutine is serviced.

Users have to re-load the timer with a new value in order to start the timer again, since there's no auto-reload function in it.

Interrupt Control

During the period of a specific ISR, other interrupts except for POR & synth are disabled by H/W automatically. Users may enable certain interrupts under S/W control: "LD IER, operand", or "EN INT".

Under normal conditions, the disabled interrupt situation disappears automatically when RTI of that specific ISR is encountered. Figure 0-5 shows the arbitrator of all the interrupt sources.






Figure 0-5. Interrupt Arbitrator

Speech Synthesis

The W56xxx offers two ADPCM/ PCM synthesizers, synth1 and synth2, for voice reproduction. The operation of the synthesizers are the same as Winbond's PowerSpeech devices, and are description as below.

Channel Operation List (COL)

A Channel Operation (CO), which could be a voice segment, certain period of silence, or a melody phrase, is used to indicate what a channel is to playback with. A COL (Channel Operation List) contains a list of as many CO's as customers' needs for a certain channel, channel 1 or channel 2. The following example shows two COLs for channel 1 and channel 2, respectively.

Ch1: H4 + V1 + Song1 + Song2 + V2 + T4 Ch2: H4 + V1 + V2 + [silence] + V3 + T4

Where H4, T4 are the head file and tail file of ADPCM/PCM voice data. And V1, V2, V3 are voice segments (*.wam or *.src); [silence] is certain period of silence; Song1 and Song2 are melody phases (*.tm).

The silence length is represented by 2's complement of the actual length in unit of $(3khz)^{-1}$ due to the essence of up counting, instead of down counting. The W561xxx is said to finish the counting of the silence length, if overflow condition occurs. Since the width of the register that holds the silence length is 16 bit, the maximum silence length that can be implemented with each CO is 64 * 1024 * $(3khz)^{-1}$ = 21.8 second. Of course, if customer really wants longer silence length, just add more CO's.

For example:



PLAY CH1, h4+[0BB8]+t4 period of 1 second.

;denote the channel is playing a silence with a

Section Control

The W561xxx provides various sampling frequencies and output volumes control for ADPCM/PCM speech synthesis which can be set by the section control function in the channel operation.

For W562xx no PCM mode provided.

The variable frequency and volume which are provided for ADPCM and PCM synthesis are listed below:

Option	SR				
	ADPCM	PCM			
0	4.8 KHz	NA			
1	6 KHz	3 KHz			
2	8 KHz	4 KHz			
3	12 KHz	6 KHz			

Table 0-2. Sampling frequency

Option	Volume (Normalized)	Volume (dB)
7	1	0
6	0.8	-2
5	0.63	-4
4	0.5	-6
3	0.4	-8
2	0.32	-10
1	0.2	-14
0	0.1	-20

Table 0-3. Volume

The syntax of section control is listed below:

PLAY CH1/ CH2, h4 + voice_sv + t4

section control sampling rate

Three examples are given to show how the section control works.

Example (1):

PLAY CH1, $h4 + V1_37+t4$; the voice V1 is played back with a sampling rate of

; 12 KHz (for ADPCM data) or 6 KHz (for PCM data)

; and with the maximum volume.

Example (2):

PLAY CH1, h4 + V1 x7+t4 ; the v

; the voice V1 is played back with the default sampling

; rate, 6 KHz (for PCM data) and with the maximum

; volume



Example (3):

PLAY CH1, h4 + V1_ 2+t4


; the voice V1 is played back with the sampling rate ; of 8 KHz (for ADPCM data) or 4 KHz (for PCM data) ; and with the default volume (the maximum volume)

PCM Melody Generation

Please refer to "PCM-wave Melody Coding for BandDirectorä ". (filename: AN561-03)

W56100 Music Synthesis Algorithm


Waveform Generation



The wave form shown above is a typical example of timbres. When synthesizing a note, the 'Head' of the timbre is played once and the 'Loop' is recursively played to simulate the real instrument.



Envelope Control



The envelope control is for simulating the fading of a note. Waveform A as shown above is a synthesized sound without envelope control, and B is the parameter with 16 descending level and a fixed decreasing rate. A multiply B simply generate the waveform C, a fading out synthesized sound.

Pitch Shifting

Pitch shifting is accomplished by accessing the stored sample data at different rates during play back. For example, if a pointer is used to address the sample memory for a sound, and the pointer is incremented by one after each access, then the samples for this sound would be accessed sequentially, resulting in some particular pitch. If the pointer increment was two rather than one, then only every second sample would be played, and the resulting pitch would be shift up by one octave (the frequency would be doubled).

In the previous example, the sample memory address pointer was incremented by an integer number of samples. This allows only a limited set of pitch shifts. In a more general case, the memory pointer would consist of an integer part and a fractional part, and the increment value would be a fractional number of samples. The memory pointer is often refereed to as a 'phase accumulator' and the increment value, denominated as 'dT' here, is then the 'phase increment'. The integer part of the phase accumulator is used to address the sample memory, while the fractional part is used to maintain frequency accuracy.

For example, if the dT is equal to 1/2, then the pitch would be shifted down by one octave (the frequency would be halved). A dT value of 1.05946 (the twelfth root of two) would create a pitch shift of one musical half-step (i.e. from C to C#) compared with an increment of 1.

W56000 utilize dT ranging from 0.25 to 4, so the pitch shift range is from lower 2 octave to higher 2 octave.

Making Timbres

For musical instruments, a timbre must satisfy the following specifications to get good quality of synthetic sound:

(I) Recording sampling rate is 12544 Hz.



(II) Timbre note must be G1/G2/G3/G4/....

(III) Because the Loop is played recursively, the junction between 'Loop's must be smooth. Otherwise, the discontinuity of 'Loop's will causes a high frequency noise.

The Make-Timbre utility of Winbond Speech Wave Editor generates a timbre sample from a *.src or *.wav file. According to the characteristics of different instruments, users may adjust the following parameters to get a preferable timbre.

Timbre name

Users could enter less than 15 characters as the name of the timbre. Note that the timbre name must not include the space character.

• Timbre size (1K, 2K, 3K, 4K, 6K, 8K, 10K, 12K, 16K samples)

It defines the total length of the timbre. If the size is larger, the synthetic sound is more similar to the real instrument. Limited by the timbre table, the maximum size of a timbre is 16K samples.

• Loop size (128, 256, 512, 1024, 2048, 4096 samples)

Users can select the loop size under the condition that the loop size is not greater than 1/4 of the timbre size. When the timbre size is fixed, larger loop size provides more similar and colorful synthetic sound than that of small loop size. However, large sized loop is not always good. For some timbres, a tremolo effect occurs when large sized loops are used. Under such circumstances, users should choose small sized loops to generate more stable synthetic sound.

Note sustainment (1/4, 1/2, 1, 4/3, 2, 4 seconds)

It defines the period during which the note sustains. A short note sustainment means the envelope of output sound decays fast. Users should select the note sustainment parameter according to the characteristics of the instrument. For example, the note sustainment of a piano timbre may be 2 seconds while that of a violin timbre may be 4 seconds.

Fundamental period (4, 8, 16, 32, 64, 128, 256, 512 samples)

It indicates the fundamental period of the waveform. The default value is computed by software. If needed, user can modify it.

Pitch (G1, G2, G3, G4, G5, G6)

It denotes the position on the keyboard of the recorded timbre. Winbond provides timbre libraries of 3 pitches, G3, G4 and G5. (Middle C is denoted as C4.)

• Effect type setting (None, Effect1, Effect2, Effect3, Effect4)

It denotes the envelope effect of the synthetic sound of this timbre sample. The following is the description of each selection.

None -- No envelope effect added on the synthetic note.

Effect 1 -- An 1.5 Hz, 40% of depth, sine shaped envelope effect is added on the synthetic note.

Effect 2 -- A 3 Hz, 60% of depth, sine shaped envelope effect is added on the synthetic note.

Effect 3 -- A 4.5 Hz, 80% of depth, sine shaped envelope effect is added on the synthetic note.


Effect 4 -- A 6 Hz, 100% of depth (in full swing), sine shaped envelope effect is added on the synthetic note.

Note that the sine waveforms of the 4 envelope effects are also stored in the timbre table as well as the timbre samples. If any timbres with envelope effect are used in a *.out program, the last 1 Kbytes of the 16 Kbytes timbre table will be filled out by the sine waveform. Therefore, only 15 Kbytes are available to store the timbre samples. On the contrary, if no effect-added timbre is used in the *.out program, 16 Kbytes are available for storing the timbre samples.




The following figures show the concepts of 4 envelope effects.


Original waveform with no envelope effect:



Waveform with envelope effect 1:



Wwaveform with envelope effect 2:



Waveform with envelope effect 3:



Waveform with envelope effect 4:





• Advanced -- Low Frequency Response

 $(0.5 \sim 1.5)$

It defines the amount of low frequency component contained in the 'Loop' section. The default value is 1.5, and this setting is fine for most timbres. For those timbres that entails tremolo effects, users can use smaller loop size or alternatively decrease this Low Frequency Response parameter to remove the tremolo effect.

Advanced -- Transition Length of Attack Section and Looped Section

In the made-up timbre sample, the waveform of the Attack (Head) section is gradually transferred to the Loop section. The default transition length of attack section and looped section is exactly the length of the attack section (timbre size - loop size - 8). However, for some timbres, a phase cancellation effect might occur in the transition and cause an unintended null on the waveform. To reduce this effect, users can decrease the transition length of attack section and looped section.

Score Transcription

The Midi Converter converts midi file to W561xxx format under the limitations of hardware. The hardware limitations are:

- (I) W561xxx provides 4 independent channels so that less than 4 notes can be played at the same time
- (II) W561xxx provides 16K bytes of timbre memory. It means 16 different 1K-byte-timbres is the maximum number of timbres that can be stored and synthesized. The quantity of the midi tracks is not limited, but the total number of the timbres that the tracks correspond to must be less than 16
- (III) The Midi Converter regards that each timbre is recorded as a G3 note, so the synthesized note range is from G1 to G5. Any note on the tracks that is not between G1 and G5 will be ignored.

If an input midi file doesn't satisfy the hardware limitations (e.g. too many notes at the same time), the Midi Converter still generates a *.tm file by its internal judgment rules. However, this tm file doesn't guarantee that the synthesized music is what the user wants. To make sure the quality of the synthesized music, users are recommended to modify the midi file and make it satisfy the hardware limitation before converting.

There are 5 steps in modifying a midi file.


- (I) Note timing re-quantization: In some midi files, especially for those generated by hand-playing, the start-time and end-time of notes are very rambling. Even if the start-time and end-time of the notes on the score should be the same, the timing cannot be controlled so precisely in a hand-playing midi file. These timing gaps will cause the Midi Converter to suppose that the notes are played in different time. Therefore, the converted result might be different from the midi file. The Note timing re-quantization processing can align the timing of notes that occur within an unit scale, where the unit scale is defined by the two parameters, Note Resolution and Rest Resolution.
- (II) Selecting important tracks and notes: Midi files are usually composed of more than 4 music tracks. Some tracks are for subject and some for accompaniment. For the hardware limitation (I), users are recommended to delete the unimportant tracks first. Secondly, users should delete some unimportant notes in all the reserved tracks so that less than 4 notes are played at the same time.
- (III) Transpose the notes of tracks to the range of G1 and G5 for hardware limitation (III).
- (IV) Assign the timbre of each tracks: The timbre of the track can be assigned by selecting a timbre index, provided that there is a timbre corresponding to the same index in the timbre library file. Note that different tracks can use the same timbre index.
- (V) Convert the modified midi file to tm format by the Midi Converter utility. In the Midi Converter utility, users can choose whether the reveration effect is added or not. By experience, if there are



less than 3 notes are played at the same time in the whole song, reveration effect could be enabled and this effect would make the synthesized music more beautiful.

Tips for Making Percussion Effect

one-shot timbre



Some sounds, particularly sounds of short duration or sounds which characteristics change dynamically thought their duration, are not suitable for looped playback techniques. Percussive sounds often fit this description. These sounds should be played once through with no looping and are referred to as 'one-shot' timbres.

To make a one-shot timbre, the percussive sound could be stored only in the Head section of a timbre, and the Loop section is filled in a silent signal. The figure shown above is an example of a one-shot timbre. As mentioned, when W56000 utilize this timbre for synthesis, the Head section is played once, and the Loop section is played recursively. Because the Loop is filled in a silent signal, the loop playing function can be regard as being virtual-disabled. Therefore, a one-shot sound is generated with the cost of wasting the 1/4 of the timbre memory.

In making a one-shot timbre, the conflict of the recording time and the memory consumption is a problem. If the duration of the original percussive sound is long, the recording time must be long enough, or else the playback sound may not be recognized. However, it cost large memory size if the recording is too long.

Here is a way to increase the recording time with the same memory consumption. Usually, the quality requirement of the one-shot sounds or percussive sounds is not as high as musical timbres, so they don't need to be recorded in such a high sampling rate, 12544 Hz. For example, if the recording sampling rate is down to 6272 Hz, and the quality is acceptable, the recording time will be doubled and stored in the same size of memory. When playing this one-shot sound back, the phase increment value 'dT' must be set to 0.5 rather than 1. Therefore, the median between every 2 recorded samples is interpolated and can be played in the rate of 12544 samples per second.

How to set the dT value to 0.5 when playing back? The dT value is decided by the Midi Converter in converting a midi file. A G3 note utilizes the dT of 1 to play the timbre while a G2 note utilizes the dT of 0.5. If a one-shot timbre is recorded in 6272 sampling rate, the dT in playing back should be 0.5 and the notation on the midi track should be transposed to G2. There



are many combinations of timbre size, sampling rate, and the dT of playing back. The following tables are examples.

Timbre size = 1024 samples							
Head length = 760	Head length = 760 samples						
sampling rate in recording time sample rate for dT for track notation							
recording		playing back	playing back				
12544 Hz	60.6 ms		1.0	G3			
6272 Hz	121.1 ms	12544	0.5	G2			
		sample/sec					
3136 Hz	242.3 ms		0.25	G1			
8232 Hz	92.3 ms		0.65625	C3			

Timbre size = 4096 samples							
Head length = 306	Head length = 3064 samples						
sampling rate in	recording time	sample rate for	dT for	track notation			
recording		playing back	playing back				
12544 Hz	244.3 ms		1.0	G3			
6272 Hz	488.5 ms	12544	0.5	G2			
		sample/sec					
3136 Hz	977.0 ms		0.25	G1			
5684 Hz	539.1 ms		0.453125	F2			

Percussive Track Modification

In fact, the timbre for percussive sound can be treated as a normal timbre, so there should be some midi tracks, named percussive tracks, utilizing the percussive timbres. The percussive tracks have one difference from the musical tracks. There are many notes with different pitches in the musical tracks while the percussive tracks is usually composed of the notes with a specific pitch which is decided by the recording sampling rate of the percussive timbre. Besides, the original midi file usually combines all the notes of all percussive instruments in one or two tracks rather than separate different percussive instruments into different tracks, so users should make some modifications to them.

The steps for modifying the percussive tracks of a midi file are:

- (I) Find the percussive track of the midi file, and split it's notes into different tracks by pitches. This procedure can separate different percussive instruments into different tracks.
- (II) For the hardware limitation (I), user should decide how many channel resources the percussive tracks can share. For example, maybe they can share the 2 of 4 channels.
- (III) Deleted unimportant percussive tracks and notes and make sure that no more than 2 notes (the share amount of channels) are played at the same time.
- (IV) Assign the timbre index of each track.



(V) According to the recording sampling rate of the percussive timbre, transpose the notes to a proper pitch so that a proper dT can be utilized in playing back.

Basic Structure of the W56xxx Program

A program is usually divided into 4 areas: Body Declaration, Constant Area, Macro Area, and Command Area. It may contain a structure as below:

Body

Body declares here

Body Declaration

CONSTANT

Constant area starts here

Constant Area

MACRO

Macro area starts here

Macro Area

CODE

Command area starts here

Command Area

Body Declaration

Body has to declare first in the program to acknowledge the IC body type and ROM size used. Missing body declaration will cause a compilation error. The body type supported now are listed below.

BODY	W561S15	W561S20	W561S25	W561S30	W561S40
	W561S50	W561S60	W561S80	W561S99	W561M02

Note: Body release is subject to change without prior notice. For exact information, please check with Winbond's sales representatives.

Constant Area

SYNTAX

DEFINE <Constant Name> <Value>

<Constant Name>

A constant name is a user-defined symbol. Refer to 0 for syntax of symbol.

<Value>

Value can be of different types, register, number, channel, clp, ram or wr. Please refer to section 0 for type information.



The Assembler, basically, substitutes the <Constant Name> with the <Value> while it parses through Command Area.

NOTE: The assembler is not case-sensitive.

For example:

Define	BUFFER1	32H	;÷ Define value of Buffer 1 as immediate value 32H.
Define	BUFFER2	R13	;÷Define value of Buffer 2 as the 13th RAM.
Define	BUFFER3	WR3	;÷Define value of Buffer 3 as the 3rd WR.
Define	FLAG1	1011B	: Define value of FLAG 2 as immediate value 1011B

Macro Area

The Macro Area may consist of several macro declarations or none. After the macro has been defined, the macro name can be called in the program. While compiling, the assembler will look for the macro name, and expand it to the commands it defines. The syntax of macro declaration is described.

<Macro Name>

A macro name is a user-defined symbol. Refer to section 0 for the syntax of symbol.

<Arguments>

Macro may have no arguments, or several arguments. Commas are used to separate between arguments. An argument is a user-defined symbol. The maximum number of arguments are 20.

<Commands>

Macro should contain at least one command. Labels and directives are not allowed in macro, and macro can not be nested. In short, a macro command can not be a macro declaration. However, a macro command can use arguments, which will then be substituted by the parameters of a macro call, for operands. For information of whole command set, please refer to



instruction set for more details.

For example:

MACRO ADD2 arg1, arg2 ;÷Define the macro name as ADD2.

;÷ Define 2 arguments, arg1 and arg2.

ADD arg1, arg2 ;÷ Define macro command ADD.

ENDM

Command Area

The Command Area may consist of several commands and/or directives. Please refer to



instruction set for a whole set of commands. The syntax of a command is described as follows

SYNTAX

<Label> <Mnemonic> <Operand> <Comment>

<Label> <Directive>

<Label>

A label is a user-defined symbol that is followed by a colon. It is not a mandatory part of the program. The label is used to name a program location, and to label entry, skipping and branching of the program. It can be used to change the order of program execution by using commands, such as JP and CALL, to jump to locations or call routines. After the program is compiled, all labels are converted into absolute address values. Program labels make it easy to find and remember program locations without having to compute the memory address. It is convenient for modifying a program.

<Mnemonic>

Mnemonics are reserved names for instruction op codes. Refer to the



instruction set for more details on the W561xxx Mnemonics.

<Operand>

<Operand> is optional. Operands provide the data for mnemonics to act on. There may be from zero to three operands, depending on the op code, and they are separated by commas. Operands take the form of either literals or symbols for data items. Symbols are assumed to be assigned to data items declared in the Constant Area.

Operands can be of the following types:

1. Symbol

An symbol is an alpha-numeric string (0~9, a z, A Z, and _) that starts with an alphabetic character and is allowed a maximum length of 40 characters. It must not be a keyword, or a predefined symbol name.

2. Number

Numbers, or immediate values, accept four forms:

Binary:

Binary numbers are base 2 numbers, and are represented by a string of binary digits followed by the character B. A binary digit is a character from {0, 1}. For example, 0101B is equivalent to the decimal number 9.



Octal:

Octal numbers are base 8 numbers, and are represented by a string of octal digits followed by the character O. An octal digit is a character from {0-7}. For example, 110 is equivalent to the decimal number 8.

Decimal:

Decimal numbers are base 10 numbers, and are represented by a string of decimal digits. A decimal digit is a character from {0-9}.

Hexadecimal:

Hexadecimal numbers are base 16 numbers, and are represented by a string of hexadecimal digits followed by the character H. A hexadecimal digit is a character from {0-9, a-f, A-F}. A leading zero should be added if the hexadecimal number begins with one of digits {a-f, A-F}. For example, 0AH is equivalent to the decimal number 15.

3. RAM

RAMs begin with a character R, and followed by a decimal number from 0 to 63. It is used to store data, and move data from/to any other RAM-mapped locations. The first eight locations of RAM, also called Working Registers (WR). RAMs can only be addressed directly. For example, R10 is the location 10 in RAM.

4. Working Register

Working Registers begin with characters WR, and followed by a decimal number from 0 to 7. It is actually RAM mapped locations from 0 to 7. Working Registers can only be addressed directly. For example, WR0 is the location 0 in RAM.



5. Register

Register names are reserved names. Refer to for more details. A list of registers is provided.

REGISTER	DESCRIPTION
ACC	Accumulator
MODE	Mode Register
IER	Interrupt Enable Register
PER0	Port Enable Register 0
PER1	Port Enable Register 1
P0	Port 0 Register
P1	Port 1 Register
P2	Port 2 Register
P3	Port 3 Register
IOR1	I/O Register 1
IOR2	I/O Register 2
PCR1	Pin Configuration Register 1
PCR2	Pin Configuration Register 2
VOL1	Volume 1 Register
VOL2	Volume 2 Register
PSR	Processor Status Register
TIMER	Timer Register
TEMPO	Tempo Register
TIMBRE0	Timbre Register 0
TIMBRE1	Timbre Register 1
TIMBRE2	Timbre Register 2
TIMBRE3	Timbre Register 3

6. Channel

Channels are used to identify which channel is used for voice output. Channels start with characters CH, and followed by number 1 or 2. For example: PLAY CH1, RING is to output a voice RING to channel 1.

7. Channel List Pointer

Channel List pointers are used to identify which channel list pointer is used. Channel List pointers start with characters CLP, and followed by number 1 or 2.

<Comment>

A good comment is a basic part in writing a program. The comments allow users to give the necessary explanations of commands. A comment starts with a semi-colon, and followed by any characters. The assembler will ignore a comment till end of the line.



<Directive>

Directives are also called pseudo instructions. The W56xxx Assembler provides several directives:

1. Define library

Library file must be defined if a PCM Melody file using timbres is called. Library file can only be defined once.

<Library File Name>

It is a timbre library file generated by Speech Coding System with file extension TLB. It may contain a full path. If no path is given, the local directory is used.

For example:

Library = c:\speech\winbond.tlb ; Define winbond.tlb in c:\speech\ as library.

2. Define frequency

This directive is used to define the sample frequency.

<Frequency>

It is the sample frequency of voice output, n=0 to 3.

For example:

FREQ 3 ; Define the sample frequency of voice output as 3.

3. Define volume

This directive is used to define the volume control factor.

<Volume>

It is the volume designation of voice output, n=0 to 7.

For example:

VOL 7; Define the volume of voice output as 7.



4. Play voices

This directive is used to play voices. It actually will expand into 4 commands:

STOP <channel> LD <clp>, <voice list name> RD <clp> PLAY <channel>

```
SYNTAX
PLAY <Channel> , <Voice List>
```

<Channel>

Specify which channel to be output to. Only Ch1 and Ch2 are valid.

<Voice List>

Voice list may contain voice files, and/or length of silence for channel output. A voice file can be of three types: ADPCM (*.wam), PCM (*.src), or PCM Melody(*.tm). The extension of voice file is not needed, the Assembler will automatically look for the voice files available in the local directory. A list of voices are separated by a +.

For example:

PLAY ch1, H4+Happy+[15]+Birthday+T4; Output 4 voice files, H4, Happy, Birthday, and T4, ; and a silence length 15h.

Furthermore, when the voice list contains a large number of voice files , 50 files or more, and can't be placed in one line in text editor, the voice list can be separated into several lines and connected by the notation "\". The assembler will look it as a single list.

For example:

```
PLAY ch1, H4+Happy+[15]+Birthday+bird \
+cat+dog+A+B+ \
C+T4
```

are the same as

PLAY ch1, H4+Happy+[15]+Birthday+bird+cat+dog+A+B+C+T4



INSTRUCTION SET

Instruction Set List

Mnemonics	Operation	Flag Affected	CYCLE
Arithmetic			
ADD Rn, i	ACC, Rn < Rn + i	Zero/Carry	1
ADDC Rn, i	ACC, Rn < Rn + i + carry	Zero/Carry	1
ADD Rn, WR	ACC, Rn < Rn + WR	Zero/Carry	1
ADDC Rn, WR	ACC, Rn < Rn + WR + carry	Zero/Carry	1
SUB Rn, i	ACC, Rn < Rn - i	Zero/Carry	1
SUBC Rn, i	ACC, Rn < Rn - i - carry	Zero/Carry	1
SUB Rn, WR	ACC, Rn < Rn - WR	Zero/Carry	1
SUBC Rn, WR	ACC, Rn < Rn - WR - carry	Zero/Carry	1
INC Rn	ACC, Rn < Rn + 1	Zero/Carry	1
DEC Rn	ACC, Rn < Rn - 1	Zero/Carry	1
SETB Rn.b	ACC, Rn < Rn (2^b) ; b = 0 ~ 3	Zero	1
CLRB Rn.b	ACC, Rn < reg (Rn) & (1's complement of 2^b);b = 0 ~ 3	Zero	1
Logic Operations			
AND Rn, i	ACC, Rn < Rn & i	Zero	1
AND Rn, WR	ACC, Rn < Rn & WR	Zero	1
OR Rn, i	ACC, Rn < Rn i	Zero	1
OR Rn, WR	ACC, Rn < Rn WR	Zero	1
XOR Rn, i	ACC, Rn < Rn ^ i	Zero	1
XOR Rn, WR	ACC, Rn < Rn ^ WR	Zero	1
NOT Rn	ACC,Rn < 1's complement of Rn	Zero	1
Shift & Rotate			
RORC Rn	ACC.b, Rn.b < Rn.(b+1); ACC.3, Rn.	Carry	1
	3 < carry, carry < Rn.0		
ROLC Rn	ACC.b, Rn.b < Rn.(b-1),; ACC.0, Rn.	Carry	1
	0 < carry, carry < Rn.3		
SHRC Rn	ACC.b, Rn.b < Rn.(b+1), ACC.3, Rn.	Carry	1
	3 < 0, carry < Rn.0		
SHLC Rn	ACC.b, Rn.b < Rn.(b-1), ACC.0, Rn.	Carry	1



Electronics Corp.		· · · · · · · · · · · · · · · · · · ·	
	0 < 0, carry < Rn.3		
Data Move			
LD Rn, i	Rn < i, Rn : RAM mapped register (0 ~ 127)	-	1
	i : immediate value, 4 bit.		
LD Rn, k	Rn < k, Rn: RAM mapped register	-	1
	(128 ~164) k : immediate value, 8 bit		
LDR Rn, i	Rn \leftarrow $v_3v_2v_1v_0$,, v_j = r * b_j , r : random number (1 or 0), b_j = 1 for random, j = 0 \sim 3,	-	1
MV Rn, WR	Rn < WR	-	1
MV WR, Rn	WR < Rn	-	1
Branch			
JP label	PC < label	-	2
JB0 label	PC < label, if ACC.0 = 1; PC < PC++, if not	-	2
JB1 label	PC < label, if ACC.1 = 1; PC < PC++, if not	-	2
JB2 label	PC < label, if ACC.2 = 1; PC < PC++, if not	-	2
JB3 label	PC < label, if ACC.3 = 1; PC < PC++, if not	-	2
JZ label	PC < label, if PSR.0 = 1; PC < PC++, if not	-	2
JNZ label	PC < label, if PSR.0 = 0; PC < PC++, if not	1	2
JC label	PC < label, if carry flag = 1; PC < PC++, if not	-	2
JNC label	PC < label, if carry flag = 0; PC < PC++, if not	-	2
JBZ1 label	PC < label, if Busy1 flag = 1; PC < PC++, if not	-	2
JBZ2 label	PC < label, if Busy2 flag = 1; PC < PC++, if not	-	2
CJNE Rn, i,label	ACC < Rn - i; PC < label, if ACC ! = 0; otherwise	Zero/Carry	2
	PC < PC++		
CJE Rn, i,label	ACC < Rn - i; PC < label, if ACC = 0; otherwise	Zero/Carry	2
	PC < PC++		
CJNE Rn,WR,label	ACC < Rn - WR; PC < label, if ACC ! = 0; otherwise PC < PC++	Zero/Carry	2
CJE Rn,WR,label	ACC < Rn - WR; PC < label, if ACC = 0; otherwise PC < PC++	Zero/Carry	2
DJNZ Rn,label	ACC, Rn < Rn - 1; PC < label, if ACC ! = 0; otherwise PC < PC++	Zero/Carry	2
DJZ Rn, label	ACC, Rn < Rn - 1; PC < label, if ACC = 0;	Zero/Carry	2



otherwise PC < PC++	

Mnemonics	Operation	Flag Affected	CYCLE
Subroutine			
CALL label	STACK < PC+1, then PC < label.	-	2
RTN	PC <- STACK, used in call subroutine return	-	1
RTI	PC <- STACK, used in interrupt return	-	1
Others			
NOP	No operation	-	1
END	Program execution stops	-	1
EN INT	Enable interrupt source	-	1
DIS INT	Disable interrupt source	-	1
PLAY CH1/2, h4+voice+t4	Play voice segment used channel 1/2	BZ1/BZ2	3
STOP CH1/2	Stop playing channel 1/2	BZ1/BZ2	1
CLR TF0/1	TF0/1 < 0000B	-	1

<u>Legend</u>

Rn: 0 ~ 63, including WR0 ~ WR7, control registers, internal registers

WR: Working Register, WR0 ~ WR7

PC: Program Counter i: immediate value, 4 bit k: immediate value, 8 bit label: 0 ~ 65535 word

Operator

! =: Not equal

&: AND |: OR

^: XOR

<--: Data transfer

NOTE: ACC, Carry flag and Zero flag are modified implicitely after ALU operations. Instruction Description



Arithmetic

Instruction Set	Description		Example	
ADD Rn, i	\underline{ACC} , $Rn \leftarrow Rn + i$	ADD R10	, 0011b	
	Add an immediate data i to register Rn. The result is kept in "Rn" and ACC. Flag affected: CF, ZF ¹	Memory. exec. i R10 ACC	Before exec. 0011b 1100b	After 0011b 1111b 1111b
ADDC Rn, i	ACC , $Rn \leftarrow Rn + i + CF$	ADDC R1	0, 0011b	
	Add an immediate data i and CF to register Rn. The result will be kept in Rn and ACC. Flag affected: CF, ZF	Memory. exec. i CF R10 ACC	0011b 1 1100b	After 0011b 1 0000b 0000b
ADD Rn, WR	ACC, Rn < Rn +WR	ADD R10	, WR1	
	Add the content of WR to register Rn. The result will be kept in Rn and ACC. Flag affected: CF, ZF	Memory. exec. WR1 R10 ACC	Before exec. 1011b 1100b 	After 1011b 0111b 0111b
ADDC Rn, WR	ACC, Rn ← Rn+WR + CF	ADDC R1	0, WR1	
	Add the content of WR and CF to register Rn. The result will be kept in Rn and ACC. Flag affected: CF, ZF	Memory. exec. WR1 CF R10 ACC	1011b 1 1100b	After 1011b 1 1000b 1000b
SUB Rn, i	ACC, Rn ← Rn - i	SUB R11	, 0101b	
	Subtract an immediate data i from the register Rn. The result will be kept in Rn and ACC. Flag affected: CF, ZF	Memory. exec. i R11 ACC	0101b 1101b 	After 0101b 1000b 1000b

 $^{^1\,\}text{CF}$ denotes Carry Flag and ZF denotes Zero Flag



SUBC Rn, i	ACC, Rn < Rn - i - CF	SUBC R1	1 0101h	
JODG KII, I	ACC, KII C KII - I - CF	30BC KI	1, 01010	
	Subtract an immediate data i and CF from the register Rn. The result will be kept in Rn and ACC.	Memory. exec.	Before exec. 0101b	<u>After</u> 0101b
	Rept III KII alid ACC.	CF	1	0
	Flag affected: CF, ZF	R11 ACC	1101b 	0111b 0111b
SUB Rn, WR	ACC, Rn ← Rn - WR	SUB R11	, WR0	
	Subtract the content of WR from the register Rn. The result will be kept in Rn	Memory.	Before exec.	<u>After</u>
	and ACC.	WR0 R11	0101b 1101b	0101b 1000b
	Flag affected: CF, ZF	ACC		1000b
SUBC Rn, WR	ACC, Rn < Rn - WR - CF	SUBC R1	1, WR0	
	Subtract the content of WR and CF	Memory.	Before exec.	<u>After</u>
	from the register Rn. The result will be	exec.		
	kept in Rn and ACC.	WR0 CF	0101b 1	0101b 0
	Flag affected: CF, ZF	R11	1101b	0111b
		ACC		0111b
INC Rn	ACC , $Rn \leftarrow Rn + 1$	INC R12		
	Increment register Rn by 1.	Memory. exec.	Before exec.	<u>After</u>
	Flag affected: ZF, CF	R12	5	6
		ACC		6
DEC Rn	ACC, reg < Rn - 1	DEC R12		
	Decrement register Rn by 1.	Memory. exec.	Before exec.	<u>After</u>
	Flag affected: ZF, CF	R12	5	4
		ACC		4
SETB Rn.b	$AC, Rn < Rn \mid (2^b), b = 0 \sim 3$	SETB M	ODE.3	
	7.0, 101 101 12 0/, 0 = 0·······		- 	
	Set one of the register bits to 1 without	Memory.	Before exec.	<u>After</u>
	altering the values of other bits.	<u>exec.</u> MODE	0000b	1000b
	Flag affected: ZF	ACC		1000b



CLRB Rn.b	ACC, $Rn < Rn & (1's complement of 2^b) b = 0~3$	CLRB IER.3		
	Set one of the register bits to 0 without	Memory. exec.	Before exec.	<u>After</u>
	altering the values of other bits.	IER ACC	1100b 	0100b 0100b
	Flag affected: ZF			

Logic Operations

AND Do i	ACC Dn . Dn l i	AND DO	0010b	
AND Rn, i	ACC, Rn ← Rn & i	AND R2,	מטוטט	
	Bitwise AND operation of register Rn and an immediate value i. The result will	Memory. exec.	Before exec.	<u>After</u>
	be kept in Rn and ACC.	R2 i	0110b 0010b	0010b 0010b
	Flag affected: ZF	ACC		0010b
AND Rn, WR	ACC, Rn < Rn & WR	AND R2,	WR3	
	Bitwise AND operation of register Rn and WR. The result will be kept in Rn	Memory.	Before exec.	<u>After</u>
	and ACC.	R2 WR3	1010b 1100b	1000b 1100b
	Flag affected: ZF	ACC		1000b
OR Rn, i	ACC, Rn < Rn i	OR R0, 00	011b	
	Bitwise OR operation of register Rn and	Memory.	Before exec.	<u>After</u>
	an immediate value i. The result will be kept in Rn and ACC.	R2	1010b	1011b
	Flag affected: ZF	i ACC	0011b 	0011b 1011b
OR Rn, WR	ACC, Rn < Rn WR	OR R0, W	/R2	
	Bitwise OR operation of register Rn and	Memory.	Before exec.	<u>After</u>
	WR. The result will be kept in Rn and ACC.	exec. R2	1010b	1011b
	Flag affected: ZF	WR2 ACC	0011b 	0011b 1011b
	-			



XOR Rn, i	ACC, Rn ← Rn ^ i	XOR R7,	0101b	
	Bitwise XOR operation of register Rn and an immediate value i. The result will be kept in Rn and ACC. Flag affected: ZF	Memory. exec. R7 i ACC	Before exec. 1101b 0101b 	After 1000b 0101b 1000b
XOR Rn, WR	ACC, Rn < Rn ^ WR	XOR R7,	WR5	
	Bitwise XOR operation of register Rn and WR. The result will be kept in Rn and ACC. Flag affected: ZF	Memory. exec. R7 WR5 ACC	Before exec. 1101b 0101b 	After 1000b 0101b 1000b
NOT Rn	ACC, Rn < 1's complement of Rn	NOT R7		
	Performs 1's complement of the register Rn. The result is kept in Rn and ACC. Flag affected: ZF	Memory. exec. R7 ACC	Before exec. 0010b	<u>After</u> 1101b 1101b

Shift and Rotate

RORC Rn	ACC.b, Rn.b < Rn.(b+1); ACC.3, Rn.3 < CF; CF < Rn.0 The content of register Rn is rotated right one bit, bit 0 is rotated into CF, and CF is rotated into bit 3 of Rn. The result is kept in Rn and ACC. Flag affected: CF	Memory. exec. R16 CF ACC 1001b	6 Before exec. 0010b 1	<u>After</u> 1001b 0
ROLC Rn	ACC.b, Rn.b < Rn.(b-1); ACC.0, Rn.0 < CF; CF < Rn.3 The content of register Rn is rotated left one bit, bit 3 is rotated into CF, and CF is rotated into bit 0 of Rn. The result is kept in Rn and ACC. Flag affected: CF	Memory. exec. R16 CF ACC 0101b	6 <u>Before exec.</u> 0010b 1	<u>After</u> 0101b 0



Electronics Corp.	<u> </u>			
SHRC Rn	<u>ACC.b, Rn.b < Rn.(b +1);</u> ACC.3, Rn.3 < 0; CF < Rn.0	SHRC R1	6	
	The content of register Rn is shifted right one bit, bit 0 is shifted into CF, and bit 3 of Rn is replaced with "0". The result is kept in Rn and ACC.	Memory. exec. R16 CF ACC	0011b 0	After 0001b 1 0001b
	Flag affected: CF			
SHLC Rn	ACC.b, Rn.b < Rn.(b - 1); ACC.0, Rn.0 < 0; CF < Rn.3	Memory.	6 Before exec.	<u>After</u>
	The content of register Rn is shifted left one bit, bit 3 is shifted into CF, and bit 0 of Rn is replaced with "0". The result is kept in Rn and ACC.	exec. R16 CF ACC	1011b 0 	0110b 1 0110b
	Flag affected: CF			

Data Move

Instruction Set	Description	Example
LD Rn, i	<u>Rn < i</u>	LD IER, 1100
	Load register Rn with an immediate 4 bit value i.	Memory. Before exec. After exec.
	Flag affected: none	i 1100b 1100b IER 1100b
LD Rn, k	<u>Rn ← k</u>	LD TIMER, 0A9h
* For internal register only (address 128 ~ 164)	Load internal register Rn (address 128 ~ 164) with an immediate 8 bit value k. Flag affected: none	Memory.Before exec.Afterexec.0A9h0A9hTIMER0A9h



LDR Rn, i	$\frac{Rn \leftarrow v_3 v_2 v_1 v_0, \ v_i = r * b_i, \ r : random}{number (1 \text{ or } 0), \ b_i = 1 \text{ for random}, \ j = 1}$	LDR R2,	7	
	$\frac{0}{2}$	Memory.	Before exec.	<u>After</u>
	Load register Rn with a random number, which is determined by the following formula: $i = b_3b_2b_1b_0 (\text{ binary form })$ Rn.j = $r \cdot b_j$, $0 \le j \le 3$ where Rn.j = bit j of register Rn in binary representation, $r = \text{random bit}(0 \text{ or } 1)$, which is generated by H/W, $b_j = \text{bit } j$ of "j" $(4 \text{ bit}, 0 - 15)$ in binary representation. Flag affected: none	exec. i R2	0111b 	0111b Orrrb

MV Rn, WR*	<u>Rn ← WR</u>	MV R12, WR0
	Move the content of WR to Rn. Flag affected: none	Memory. Before exec. After exec. WR0 1110b 1110b
MV WR, Rn	WR < Rn	R12 1110b
WV VVK, KII	Move the content of Rn to WR.	Memory. Before exec. After exec.
	Flag affected: none	R10 1110b 1110b WR2 1110b

Branch

Instruction Set Description Example

* Data move can only be accessed between general registers (Rn) and Working Register (WR0 ~ WR7). See the Program Example for more details.



ID I I I		ID EVE		
JP label	<u>PC ← label</u>	JP EXIT		
	The PC is replaced with "label", and an unconditional branch occurs. Flag affected: none	Memory. exec. EXIT PC (In this excompiled t	1A9h ample, the "EXIT	After 1A9h 1A9h I' label is
JB0 label	PC < label, if ACC.0 = 1; else PC = PC++	JB0 EXIT		
	If bit 0 of ACC is "1", The PC is replaced with "label", and a jump occurs. If bit 0 of ACC is "0", the PC is incremented. Flag affected: none	Memory. exec. EXIT ACC PC	Before exec. 1A9h xxx1b	After 1A9h xxx1b 1A9h
JB1 label	PC < label, if ACC.1 = 1; else PC =	JB1 EXIT		
	PC++ If bit 1 of ACC is "1", The PC is replaced with "label", and a jump occurs. If bit 1 of ACC is "0", the PC is incremented. Flag affected: none	Memory. exec. EXIT ACC PC	Before exec. 1A9h xx0xb 100h	After 1A9h xx0xb 101h
JB2 label	PC < label, if ACC.2 = 1; else PC =	JB2 EXIT	1	
	PC++ If bit 2 of ACC is "1", The PC is replaced with "label", and a jump occurs. If bit 2 of ACC is "0", the PC is incremented. Flag affected: none	Memory. exec. EXIT1 ACC PC	Before exec. 1B9h x1xxb	After 1B9h x1xxb 1B9h
JB3 label	PC < label, if ACC.3 = 1; else PC =	JB3 EXIT		
	PC++ If bit 3 of ACC is "1", The PC is replaced with "label", and a jump occurs. If bit 3 of ACC is "0", the PC is incremented. Flag affected: none	Memory. exec. EXIT2 ACC PC	Before exec. 1C9h 1xxxb	After 1C9h 1xxxb 1C9h



Electronics Corp.		_		
JZ label	$PC \leftarrow label, if ACC = 0 (PSR.0 = 1);$ else $PC = PC++$	JZ LOOF	P1	
	If the ACC is zero. The PC is replaced with "label", and a jump occurs. If ACC is not zero, the PC is incremented.	Memory. exec. LOOP1 ACC PC	255h 0000b	<u>After</u> 255h 0000b 255h
	Flag affected: none			
JNZ label	<u>PC < label, if ACC != 0 (PSR.0 = 0);</u> <u>else PC = PC++</u>	JNZ LOC		
	If the ACC is not zero. The PC is replaced with "label", and a jump occurs. If ACC is zero, the PC is incremented.	Memory. exec. LOOP2 ACC PC	300h 0000b 120h	After 300h 0000b 121h
	Flag affected: none			
JC label	PC < label, if CF = 1 (PSR.1 = 1); else PC = PC++	JC LOOF	P2	
	If carry flag (CF) is "1". The PC is replaced with "label", and a jump occurs. If CF is zero, the PC is incremented.	Memory. exec. LOOP2 PSR.1 PC	300h 1	After 300h 1 300h
	Flag affected: none			
JNC label	PC < label, if CF = 0 (PSR.1 = 0); else PC = PC++ If carry flag (CF) is zero. The PC is replaced with "label", and a jump	Memory. exec. LOOP2	Before exec. 300h	After 300h
	occurs. If CF is "1", the PC is incremented.	PSR.1 PC	1 200h	1 201h
	Flag affected: none			
JBZ1 label	<u>PC < label, if BZ1 = 1 (PSR.2 = 1); else</u> PC = PC++	JBZ1 AG	AIN	
	If channel 1 is busy (BZ1 flag is set to 1), the PC is replaced with "label" and a jump occurs.Else,the PC is incremented.	Memory. exec. AGAIN PSR.2 PC	Before exec. 2A0h 1	After 2A0h 1 2A0h
	Flag affected: none			



Electronics Corp.				
JBZ2 label	PC < label, if BZ2 = 1 (PSR.3 = 1); else	JBZ2 AG	SAIN	
	<u>PC = PC++</u>			
		Memory.	Before exec.	<u>After</u>
	If channel 2 is busy (BZ2 flag is set to	exec.		
	1), the PC is replaced with "label" and a	AGAIN	2A0h	2A0h
	jump occurs. Else, the PC is	PSR.3	0	0
	incremented.	PC	1BFh	1C0h
	Flag affected: none			
CJNE Rn, i, label	ACC < Rn - i; PC < label, if ACC != 0;	C.INE R1	0, 1010b, ERROF	₹
CONE III, I, Idaoi	else $PC = PC++$	JOINE IX	o, 1010b, E111101	•
	0.00 1 0 - 1 0 1 1	Memory.	Before exec.	<u>After</u>
	Compare the content of Rn with an	exec.	<u> </u>	<u>/ ((())</u>
	immediate value i. If not equal, the PC	i	1010b	1010b
	is replaced with "label" and a jump	R10	1011b	1011b
	occurs. Else, the PC is incremented.	ERROR	1A0h	1A0h
	occurs. Lise, the FO is incremented.	ACC		0001b
	Flag affected: ZF, CF	PC		1A0h
	riag ancotoa.	. •		17 1011
CJE Rn, i, label	ACC < Rn - i; PC < label, if ACC = 0;	CJF R10	1010b, ERROR	
OOL KII, I, IABOI	else $PC = PC++$	OOL KIO,	TOTOB, EITHOR	
	eise i o = i off	Memory.	Before exec.	<u>After</u>
	Compare the content of Rn with an	exec.	DCIOIC CXCC.	AILCI
	immediate value i. If equal, the PC is	i i	1010b	1010b
	replaced with "label" and a jump occurs.	R10	1011b	1011b
	Else, the PC is incremented.	ERROR	1A0h	1A0h
	Lise, the FO is incremented.	ACC		0001b
	Flag affected: ZF, CF	PC	0B9h	0BAh
	riag anottou.			
CJNE Rn, WR,	ACC < Rn - WR; PC < label, if ACC !=	CJNE R1	0, WR0, ERROR	
label	0; else PC = PC++		o,o, <u>_</u> o	
	<u> </u>	Memory.	Before exec.	<u>After</u>
	Compare the content of Rn with that of	exec.	<u> 20.0.0 0x00.</u>	71101
	WR.If not equal, the PC is replaced with	WR0	1010b	1010b
	"label" and a jump occurs. Else, the PC	R10	1011b	1011b
	is incremented.	ERROR	1A0h	1A0h
		ACC		0001b
	Flag affected: ZF, CF	PC		1A0h
	, 5			
CJE Rn, WR, label	ACC < Rn - WR; PC < label, if ACC =	CJE R10.	WR0, ERROR	
, , ,	0; else PC = PC++		,	
		Memory.	Before exec.	<u>After</u>
	Compare the content of Rn with that of	exec.		
	WR. If equal, the PC is replaced with	WR0	1010b	1010b
	"label" and a jump occurs. Else, the PC	R10	1011b	1011b
	is incremented.	ERROR	1A0h	1A0h
		ACC		0001b
	Flag affected: ZF, CF	PC	0B9h	0BAh
	, 2			
	1	L		



Electronics corp.				
DJNZ Rn, label	<u>ACC, Rn < Rn - 1; PC < label, if ACC</u> != 0; else PC = PC++	DJNZ R6,	start	
	Decrement Rn by 1. If ACC is not equal	Memory. exec.	Before exec.	<u>After</u>
	to zero, the PC is replaced with "label"	start R6	60h 4	60h 3
	and a jump occurs. Else, the PC is incremented.	ACC		3
		PC		60h
	Flag affected: ZF, CF			
DJZ Rn, label	ACC, Rn < Rn - 1; PC < label, if ACC = 0; else PC = PC++	DJZ R6, s	start	
		Memory.	Before exec.	<u>After</u>
	Decrement Rn by 1. If ACC is zero, the PC is replaced with "label" and a jump	<u>exec.</u> start	60h	60h
	occurs. Else, the PC is incremented.	R6	1	0
	Flore officially ZE OF	ACC PC		0 60b
	Flag affected: ZF, CF	FC		60h

Subroutine

CALL label	STACK < PC + 1, then PC < label	CALL OU	TPUT	
	The next PC (return entry) is stored in the STACK and then the direct address "label" is loaded into PC. A subroutine is called.	Memory. exec. OUTPUT PC STACK	Before exec. 160h 40h	After 160h 160h 41h
	Flag affected: none			
RTN	PC < STACK The PC is restored from the STACK. A return from a subroutine occurs. Flag affected: none	Memory. exec. STACK PC	Before exec. 160h	<u>After</u> 160h
RTI	PC < STACK The PC is restored from the STACK. A return from an interrupt service routine (ISR) occurs. Flag affected: none	Memory. exec. STACK PC	Before exec. 160h	<u>After</u> 160h

Others

NOP	No operation.	NOP
	Flag affected: none	



END	The program stops execution and the W561xxx enters power-down mode. Flag affected: none	END
EN INT	This instruction enables the interrupt source. Flag affected: none	EN INT
DIS INT	This instruction disables the interrupt source. Flag affected: none	DIS INT
PLAY CH1/CH2, h4+vocice+t4*	Use channel 1 or channel 2 to play voice segments. The voice segments can be the following types: 1. Speech 2. PCM Melody 3. Silence These segments can be combined arbitrarily. Flag affected: BZ1/BZ2	1. PLAY CH2, h4+Bird+t4 (Speech) 2. PLAY CH1, h4+Sonatina+t4 (PCM Melody) 3. PLAY CH1, h4+[1A0B]+t4 (Silence)
STOP CH1/CH2	Stop the operation of channel 1 or channel 2 immediately. Flag affected: BZ1 / BZ2	STOP CH1
CLR TF0 / TF1	Clear the Trigger Flag of port 0 (TF0) or that of port 1 (TF1). Flag affected: TF0 / TF1	CLR TF0

Reserved Words

There are several reserved words for the W561xxx that should not be used as a normal label names. The following tables lists them.

ALU	ADD, ADDC, OR, XOR, AND, SUB, SUBC, DEC, INC, NOT, SETB, CLRB, RORC, ROLC, SHRC, SHLC
Data Move	LD, LDR, MV
Branch	JP, JB0, JB1, JB2, JB3, JZ, JNZ, JC, JNC, JBZ1, JBZ2, CJNE, CJE, DJNZ, DJZ

^{*} See Speech Synthesis and Error! Reference source not found. for more details.



Subroutine	CALL, RTN, RTI
Other Instructions	NOP, END, EN INT, DIS INT, PLAY, STOP, CLR,
Register	All RAM-Mapped Registers.
Keyword	POI, TG, TIMER_INTERRUPT, MACRO, ENDM, DEFINE, TEST
Directives	VOL 0-VOL 7, FREQ 0~FREQ 3

SOFTWARE APPLICATIONS

This chapter provides explanations of how to use the W56000, W56xxx and instruction set features along with assembly language coding examples. Besides, some demo programs are also provided to demonstrate the functions. Users can get the object files from the example program directory and download directly to ICE system to run the programs.

Trigger Debounce

Since all P0 and P1 triggers (total 8 pins) share the same TG interrupt vector, users have to further differentiate the real one source from others by programming. Also, trigger debounce should be considered in the TG section.

The following two assembly source code provide explanations of how to do these works by software instruction.

Example 0-1: Use only P0 as input pins. (For your reference only)

; Function :non_retriggerable		
W56120	; Body declaration	
Library=c:winbond.tlb	;Load Timbre Library	
Macro INITIAL	;macro start	
LD MODE,0000B	;	
LD IOR1,0000B	;P1 as input port	
LD PCR1,1111B	;	
LD IER,0100B	;Enable TG	
LD PER0,1111B	;Enable all P0 individual interrupt	
ENDM		
POI:	; "POI", a keyword, Reset entry vector	
INITIAL		
END		
TG:	;"TG", a keyword, Port 0 and Port 1 trigger interrupt entry	
MV WR0, P0	vector	
NOP		
NOP	; NOP for S/W debounce time	
XOR P0, WR0		



JNZ Bounce MV WR1,TF0 MV ACC,WR1 JB0 KEY1 JB1 KEy2 JB2 KEY3 JB3 KEY4 Bounce: CLR TF0 RTI KEY1: PLAY CH1, H4+Do+T4 JP Chkbusy KEY2: PLAY CH1, H4+RE+T4 JP Chkbusy KEY3: PLAY CH1, H4+MI+T4 JP Chkbusy KEY4: PLAY CH1, H4+FA+T4 Chkbusy: JBZ1 Chkbusy ; Check synthesizer active or not JB Bounce



; Function :retriggerable W56120 ; Body declaration Library=c:winbond.tlb ;Load Timbre Library Macro INITIAL ;macro start LD MODE,0000B LD IOR1,0000B ;P1 as input port LD PCR1,1111B ;Enable TG LD IER,0100B ;Enable all P0 individual interrupt LD PER0,1111B **ENDM** ;marco end POI: ; "POI", a keyword, Reset entry vector INITIAL END ;"TG", a keyword, Port 0 and Port 1 trigger interrupt entry TG: vector MV WR0, P0 NOP NOP NOP NOP NOP ; NOP for S/W debounce time NOP XOR P0, WR0 JNZ Bounce MV WR1,TF0 MV ACC, WR1 JB0 KEY1 JB1 KEy2 JB2 KEY3 JB3 KEY4 Bounce: CLR TF0 RTI KEY1: PLAY CH1, H4+D0+T4 JP ReleaseKey KEY2: PLAY CH1, H4+RE+T4 JP ReleaseKey KEY3: PLAY CH1, H4+MI+T4 JP ReleaseKey KEY4: PLAY CH1, H4+FA+T4 ReleaseKey: ; Check key is released or not MV WR0,P0 XOR R0,1111B



JNZ ReleaseKey JB Bounce

Example 0-2: Change VOL & retriggerable (For your reference only)

; Function :retriggerable W56120 ; Body declaration Library=c:winbond.tlb ;Load Timbre Library Macro INITIAL :macro start LD MODE,0000B LD IOR1,0000B ;P1 as input port LD PCR1,1111B ;Enable TG LD IER,0100B ;Enable all P0 individual interrupt LD PER0,1111B **ENDM** POI: ; "POI", a keyword, Reset entry vector INITIAL END TG: ;"TG", a keyword, Port 0 and Port 1 trigger interrupt entry vector MV WR0, P0 NOP NOP NOP NOP NOP ; NOP for S/W debounce time NOP XOR P0, WR0 JNZ Bounce MV WR1,TF0 MV ACC, WR1 JB0 KEY1 JB1 KEy2 JB2 KEY3 JB3 KEY4 Bounce: CLR TF0 RTI KEY1: PLAY CH1, H4+Do+T4 CALL DELAY ; delay for waiting W561xxx loads sound data MV VOL1,WR7 JP ReleaseKey KEY2: PLAY CH1, H4+RE+T4 CALL DELAY MV VOL1,WR7 JP ReleaseKey



_	Electionics corp.	
	KEY3:	
	PLAY CH1, H4+MI+T4	
	CALL DELAY	
	MV VOL1,WR7	
	JP ReleaseKey	
	KEY4:	
	ADD R7,0001B	
	AND R7,0111B	
	ReleaseKey:	; Check key is released or not
	MV WR0,P0	
	XOR R0,1111B	
	JNZ ReleaseKey	
	JB Bounce	
	DELAY:	
	LD R0,0110B	
	LD R1,1111B	
	DEL_L:	
	DJNZ R1,DEL_L	
	DJNZ R0,DEL_L	
	RTN	

Normally, the trigger debounce and key scan routines can be written as modules for most programs to use repeatedly. Only slight modifications are necessary to meet certain specific requirements.

Keypad Matrix Application

For applications that require a large keypad of many keys, the W561xxx family offers a direct row and column matrix of up to 8 x 9 keys.

This program uses port 0 and port 1 as input ports, while port 2 and port 3 as the output ports to form the keypad matrix of 8 x 8 keys. We can also add the Vss line as another column to get a maximum of 8 x 9 keypad matrix in a direct manner.

You might be able to further expand the keypad matrix by adding external resistors and diodes. This part will be collected in the application note later on.

Application Circuit






Figure 0-1. An 8 x 9 keypad matrix diagram



Revision History

Version	Date	Writer	Reasons for change
A5	April 2nd, 1999	Andy Chen	 Eliminate EVR rigister Add reserve word TEST Add notice of LD TIMBRE3, kkk instruction. The kkk could not allow
A6	May 19th, 1999	Sophia Ho	 1/2sec sustainment Add a 4.7uF capacitor between Vcc and Vss
A7	Oct. 14th, 1999	Sophia Ho	• Add two body with two chips solution W561M-03 W56000+W55M08 W561M-04 W56000+W55M06



Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792697 http://www.winbond.com.tw/

Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-7190505

FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong,

Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Winbond Electronics North America Corp. Winbond Memory Lab.

Winbond Microelectronics Corp. Winbond Systems Lab.

2730 Orchard Parkway, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.