

## Features

- 8-bit Resolution
- ADC Gain Adjust
- 1.5 GHz Full Power Input Bandwidth (-3 dB)
- 1 GSPS (min) Sampling Rate
- SINAD = 44.3 dB (7.2 Effective Bits), SFDR = 58 dBc, at  $F_s = 1$  GSPS,  $F_{IN} = 20$  MHz
- SINAD = 42.9 dB (7.0 Effective Bits), SFDR = 52 dBc, at  $F_s = 1$  GSPS,  $F_{IN} = 500$  MHz
- SINAD = 40.3 dB (6.8 Effective Bits), SFDR = 50 dBc, at  $F_s = 1$  GSPS,  $F_{IN} = 1000$  MHz (-3 dB FS)
- 2-tone IMD: -52 dBc (489 MHz, 490 MHz) at 1 GSPS
- DNL = 0.3 lsb, INL = 0.7 lsb
- Low Bit Error Rate ( $10^{-13}$ ) at 1 GSPS
- Very Low Input Capacitance: 3 pF
- 500 mVpp Differential or Single-ended Analog Inputs
- Differential or Single-ended 50 $\Omega$  ECL Compatible Clock Inputs
- ECL or LVDS/HSTL Output Compatibility
- Data Ready Output with Asynchronous Reset
- Gray or Binary Selectable Output Data; NRZ Output Mode
- Power Consumption: 3.4W at  $T_j = 70^\circ\text{C}$  Typical
- Radiation Tolerance Oriented Design (150 Krad (Si) measured)
- Two Package Versions
- ESA/SCC Detailed Specification Available on Request
- Enhanced CQFP68 Packaged Device: TS8388BFS
- Evaluation board: TSEV8388BF
- Demultiplexer: TS81102G0: Companion Device Available

## Applications

- Digital Sampling Oscilloscopes
- Satellite Receiver
- Electronic Countermeasures/Electronic Warfare
- Direct RF Down-conversion

## Screening


- Atmel Standard Screening Level
- Mil-PRF-38535, QML Level Q for Package Version, DSCC 5962-0050401QYC
- Temperature Range: up to  $-55^\circ\text{C} < T_c$ ;  $T_j < +125^\circ\text{C}$

## Description

The TS8388BF is a monolithic 8-bit analog-to-digital converter, designed for digitizing wide bandwidth analog signals at very high sampling rates of up to 1 GSPS.

The TS8388BF uses an innovative architecture, including an on-chip Sample and Hold (S/H), and is fabricated with an advanced high speed bipolar process.

The on-chip S/H has a 1.5 GHz full power input bandwidth, providing excellent dynamic performance in undersampling applications (High IF digitizing).



F Suffix: CQFP 68  
Ceramic Quad Flat Pack



**ADC 8-bit  
1 GSPS**

**TS8388BF**

Rev. 2144A-BDC-04/02




## Functional Description

### Block Diagram

The following figure shows the simplified block diagram.

**Figure 1.** Simplified Block Diagram



## Functional Description

The TS8388BF is an 8-bit 1 GSPS ADC based on an advanced high-speed bipolar technology featuring a cutoff frequency of 25 GHz.

The TS8388BF includes a front-end master/slave Track and Hold stage (S/H), followed by an analog encoding stage and interpolation circuitry.

Successive banks of latches regenerate the analog residues into logical data before entering an error correction circuitry and a resynchronization stage followed by  $75\Omega$  differential output buffers.

The TS8388BF works in fully differential mode from analog inputs up to digital outputs.

The TS8388BF features a full-power input bandwidth of 1.5 GHz.

A control pin GORB is provided to select either Gray or Binary data output format.

A gain control pin is provided in order to adjust the ADC gain.

A Data Ready output asynchronous reset (DRRB) is available on TS8388BF.

The TS8388BF uses only vertical isolated NPN transistors together with oxide isolated polysilicon resistors, which allow enhanced radiation tolerance (no performance drift measured at 150 kRad total dose).

## Specifications

### Absolute Maximum Ratings

**Table 1.** Absolute Maximum Ratings

Parameter	Symbol	Comments	Value	Unit
Positive supply voltage	$V_{CC}$		GND to 6	V
Digital negative supply voltage	$DV_{EE}$		GND to -5.7	V
Digital positive supply voltage	$V_{PLUSD}$		GND -0.3 to 2.8	V
Negative supply voltage	$V_{EE}$		GND to -6	V
Maximum difference between negative supply voltage	$DV_{EE}$ to $V_{EE}$		0.3	V
Analog input voltages	$V_{IN}$ or $V_{INB}$		-1 to +1	V
Maximum difference between $V_{IN}$ and $V_{INB}$	$V_{IN} - V_{INB}$		-2 to +2	V
Digital input voltage	$V_D$	GORB	-0.3 to $V_{CC} + 0.3$	V
Digital input voltage	$V_D$	DRRB	$V_{EE} - 0.3$ to +0.9	V
Digital output voltage	$V_O$		$V_{PLUSD} - 3$ to $V_{PLUSD} - 0.5$	V
Clock input voltage	$V_{CLK}$ or $V_{CLKB}$		-3 to +1.5	V
Maximum difference between $V_{CLK}$ and $V_{CLKB}$	$V_{CLK} - V_{CLKB}$		-2 to +2	V
Maximum junction temperature	$T_j$		+135	°C
Storage temperature	$T_{stg}$		-65 to +150	°C
Lead temperature (soldering 10s)	$T_{leads}$		+300	°C

Note: Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. The use of a thermal heat sink is mandatory. See “The board set comes fully assembled and tested, with the TS8388BF in CQFP68 package installed.” on page 37.

### Recommended Operating Conditions

**Table 2.** Recommended Operating Conditions

Parameter	Symbol	Comments	Recommended Value			Unit
			Min	Typ	Max	
Positive supply voltage	$V_{CC}$		4.5	+5	5.25	V
Positive digital supply voltage	$V_{PLUSD}$	ECL output compatibility	–	GND	–	V
Positive digital supply voltage	$V_{PLUSD}$	LVDS output compatibility	+1.4	+2.4	+2.6	V
Negative supply voltage	$V_{EE}$ , $DV_{EE}$		-5.25	-5	-4.75	V

**Table 2.** Recommended Operating Conditions (Continued)

Parameter	Symbol	Comments	Recommended Value			Unit
			Min	Typ	Max	
Differential analog input voltage (Full Scale)	$V_{IN}$ , $V_{INB}$ $V_{IN} - V_{INB}$	50 $\Omega$ differential or single-ended	$\pm 113$ 450	$\pm 125$ 500	$\pm 137$ 550	mV mVpp
Clock input power level	$P_{CLK}$ , $P_{CLKB}$	50 $\Omega$ single-ended clock input	3	4	10	dBm
Operating temperature range	$T_J$	Commercial grade: "C" Industrial grade: "V" Military grade: "M"	0 < $T_C$ ; $T_J$ < 90 -40 < $T_C$ ; $T_J$ < 110 -55 < $T_C$ ; $T_J$ < +125			$^{\circ}\text{C}$

### Electrical Operating Characteristics

$V_{EE} = DV_{EE} = -5\text{V}$ ;  $V_{CC} = +5\text{V}$ ;  $V_{IN} - V_{INB} = 500 \text{ mVpp}$  Full Scale differential input;  
 Digital outputs 75 or 50 $\Omega$  differentially terminated;  
 $T_J$  (typical) = 70 $^{\circ}\text{C}$ . Full Temperature Range: up to -55 $^{\circ}\text{C}$  <  $T_C$ ;  $T_J$  < +125 $^{\circ}\text{C}$ .

**Table 3.** Electrical Specifications

Parameter	Symbol	Test Level	Value			Unit	Note
			Min	Typ	Max		
Power Requirements							
Positive supply voltage							
Analog	V <sub>CC</sub>	1, 2, 6	4.7	5	5.3	V	
Digital (ECL)	V <sub>PLUSD</sub>	4	–	0	–	V	
Digital (LVDS)	V <sub>PLUSD</sub>	4	1.4	2.4	2.6	V	
Positive supply current							
Analog	I <sub>CC</sub>	1, 2	–	385	445	mA	
		6	–	395	445	mA	
Digital	I <sub>PLUSD</sub>	1, 2	–	115	145	mA	
		6	–	120	145	mA	
Negative supply voltage	V <sub>EE</sub>	1, 2, 6	-5.3	-5	-4.7	V	
Negative supply current							
Analog	AI <sub>EE</sub>	1, 2	–	165	200	mA	
		6	–	170	200	mA	
Digital	DI <sub>EE</sub>	1, 2	–	135	180	mA	
		6	–	145	180	mA	
Nominal power dissipation	PD	1, 2	–	3.4	4.1	W	
		6	–	3.6	4.3	W	
Power supply rejection ratio	PSRR	4	–	0.5	2	mW	
Resolution	–	–	–	8	–	bits	(2)

**Table 3. Electrical Specifications (Continued)**

Parameter	Symbol	Test Level	Value			Unit	Note
			Min	Typ	Max		
Analog Inputs							
Full Scale Input Voltage range (differential mode) (0V common mode voltage)	V <sub>IN</sub>	4	-125	–	125	mV	
	V <sub>INB</sub>	–	-125	–	125	mV	
Full Scale Input Voltage range (single-ended input option) (See Application Notes)	V <sub>IN</sub>	4	-250	–	250	mV	
	V <sub>INB</sub>	–	–	0	–	mV	
Analog input capacitance	C <sub>IN</sub>	4	–	3	3.5	pF	
Input bias current	I <sub>IN</sub>	4	–	10	20	μA	
Input Resistance	R <sub>IN</sub>	4	0.5	1	–	MΩ	
Full Power input Bandwidth	FPBW	4	1.3	1.5	–	GHz	
Small signal input Bandwidth (10% full scale)	SSBW	4	1.5	1.7	–	GHz	
Clock Inputs							
Logic compatibility for clock inputs (See Application Notes)	–	–	ECL or specified clock input power level in dBm			–	(10)
ECL Clock inputs voltages (V <sub>CLK</sub> or V <sub>CLKB</sub> ):	–	4	–	–	–	–	
Logic “0” voltage	V <sub>IL</sub>	–	–	–	-1.5	V	
Logic “1” voltage	V <sub>IH</sub>	–	-1.1	–	–	V	
Logic “0” current	I <sub>IL</sub>	–	–	5	50	μA	
Logic “1” current	I <sub>IH</sub>	–	–	5	50	μA	
Clock input power level into 50Ω termination	–	–	dBm into 50Ω			–	
Clock input power level	–	4	-2	4	10	dBm	
Clock input capacitance	C <sub>CLK</sub>	4	–	3	3.5	pF	
Digital Outputs							
Single-ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format, T <sub>j</sub> (typical) = 70°C.							(1)(6)
Logic compatibility for digital outputs (Depending on the value of V <sub>PLUSD</sub> ) (See Application Notes)	–	–	ECL or LVDS			–	
Differential output voltage swings (assuming V <sub>PLUSD</sub> = 0V):	–	4	–	–	–	–	
75Ω open transmission lines (ECL levels)	–	–	1.5	1.620	–	V	
75Ω differentially terminated	–	–	0.70	0.825	–	V	
50Ω differentially terminated	–	–	0.54	0.660	–	V	
Output levels (assuming V <sub>PLUSD</sub> = 0V) 75Ω open transmission lines:	–	4	–	–	–	–	(6)
Logic “0” voltage	V <sub>OL</sub>	–	–	-1.62	-1.54	V	
Logic “1” voltage	V <sub>OH</sub>	–	-0.88	-0.8	–	V	

**Table 3.** Electrical Specifications (Continued)

Parameter	Symbol	Test Level	Value			Unit	Note
			Min	Typ	Max		
Output levels (assuming $V_{PLUSD} = 0V$ ) 75Ω differentially terminated:	—	4	—	—	—	—	(6)
Logic “0” voltage	$V_{OL}$	—	—	-1.41	-1.34	V	
Logic “1” voltage	$V_{OH}$	—	-1.07	-1	—	V	
Output levels (assuming $V_{PLUSD} = 0V$ ) 50Ω differentially terminated:	—	—	—	—	—	—	(6)
Logic “0” voltage	$V_{OL}$	1, 2 6	— —	-1.40 -1.40	-1.32 -1.25	V V	
Logic “1” voltage	$V_{OH}$	1, 2 6	-1.16 -1.25	-1.10 -1.10	— —	V V	
Differential Output Swing	DOS	4	270	300	—	mV	
Output level drift with temperature	—	4	—	—	1.6	mV/°C	
<b>DC Accuracy</b> Single-ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format $T_j$ (typical) = 70°C.							
Differential non linearity	DNL-	1, 2 6	-0.5 -0.6	-0.25 -0.35	— —	lsb lsb	(2)(3)
Differential non linearity	DNL+	1, 2 6	— —	0.3 0.4	0.6 0.7	lsb lsb	
Integral non linearity	INL-	1, 2 6	-1.0 -1.2	0.7 0.9	— —	lsb lsb	(2)(3)
Integral non linearity	INL+	1, 2 6	— —	0.7 0.9	1.0 1.2	lsb lsb	
No missing code	—	Guaranteed over specified temperature range					(3)
Gain error	—	1, 2 6	-10 -11	-2 -2	10 11	% $F_S$ % $F_S$	
Input offset voltage	—	1, 2 6	-26 -30	-5 -5	26 30	mV mV	
Gain error drift	—	4	100	125	150	ppm/°C	
Offset error drift	—	4	40	50	60	ppm/°C	
<b>Transient Performance</b>							
Bit Error Rate $F_S = 1$ GSPS $F_{IN} = 62.5$ MHz	BER	4	—	—	1E-12	Error/ sample	(2)(4)
ADC settling time $V_{IN} - V_{INB} = 400$ mVpp	TS	4	—	0.5	1	ns	(2)
Overvoltage recovery time	TOR	4	—	0.5	1	ns	(2)

**Table 3. Electrical Specifications (Continued)**

Parameter	Symbol	Test Level	Value			Unit	Note
			Min	Typ	Max		
<b>AC Performance</b>							
Single-ended or differential input and clock mode, 50% clock duty cycle (CLK, CLKB), Binary output data format, Tj = 70°C, unless otherwise specified.							
Signal to Noise and Distortion ratio	SINAD	—	—	—	—	—	(2)
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 20 MHz		4	42	44	—	dB	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 500 MHz		4	41	43	—	dB	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 1000 MHz (-1 dBFs)		4	38	40	—	dB	
F <sub>S</sub> = 50 MSPS, F <sub>IN</sub> = 25 MHz		1, 2, 6	40	44	—	dB	
Effective Number Of Bits	ENOB	—	—	—	—	—	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 20 MHz		4	7.0	7.2	—	Bits	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 500 MHz		4	6.6	6.8	—	Bits	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 1000 MHz (-1 dBFs)		4	6.2	6.4	—	Bits	
F <sub>S</sub> = 50 MSPS, F <sub>IN</sub> = 25 MHz		1, 2, 6	7.0	7.2	—	Bits	
Signal to Noise Ratio	SNR	—	—	—	—	—	(2)
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 20 MHz		4	42	45	—	dB	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 500 MHz		4	41	44	—	dB	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 1000 MHz (-1 dBFs)		4	41	44	—	dB	
F <sub>S</sub> = 50 MSPS, F <sub>IN</sub> = 25 MHz		1, 2, 6	44	45	—	dB	
Total Harmonic Distortion	THD	—	—	—	—	—	(2)
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 20 MHz		4	50	54	—	dB	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 500 MHz		4	46	50	—	dB	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 1000 MHz (-1 dBFs)		4	42	46	—	dB	
F <sub>S</sub> = 50 MSPS, F <sub>IN</sub> = 25 MHz		1, 2, 6	46	45	—	dB	
Spurious Free Dynamic Range	SFDR	—	—	—	—	—	(2)
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 20 MHz		4	52	57	—	dBc	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 500 MHz		4	47	52	—	dBc	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 1000 MHz (-1 dBFs)		4	42	47	—	dBc	
F <sub>S</sub> = 1 GSPS, F <sub>IN</sub> = 1000 MHz (-3 dBFs)		4	45	50	—	dBc	
F <sub>S</sub> = 50 MSPS, F <sub>IN</sub> = 25 MHz		1, 2, 6	40	54	—	dBc	
Two-tone Inter-modulation Distortion	IMD	4	—	—	—	—	(2)
F <sub>IN1</sub> = 489 MHz at F <sub>S</sub> = 1 GSPS, F <sub>IN2</sub> = 490 MHz at F <sub>S</sub> = 1 GSPS		—	-47	-52	—	dBc	
<b>Switching Performance and Charcteristics – See Figure 2 and Figure 3 on page 9</b>							
Maximum clock frequency	F <sub>S</sub>	—	1	—	1.4	GSPS	(14)
Minimum clock frequency	F <sub>S</sub>	4	10	—	50	MSPS	(15)
Minimum Clock pulse width (high)	TC1	4	0.280	0.500	50	ns	

**Table 3. Electrical Specifications (Continued)**


Parameter	Symbol	Test Level	Value			Unit	Note
			Min	Typ	Max		
Minimum Clock pulse width (low)	TC2	4	0.350	0.500	50	ns	
Aperture delay	Ta	4	100	+250	400	ps	(2)
Aperture uncertainty	Jitter	4	–	0.4	0.6	ps (rms)	(2)(5)
Data output delay	TDO	4	1150	1360	1660	ps	(2)(10) (11)(12)
Output rise/fall time for DATA (20% – 80%)	TR/TF	4	250	350	550	ps	(11)
Output rise/fall time for DATA READY (20% – 80%)	TR/TF	4	250	350	550	ps	(11)
Data ready output delay	TDR	4	1110	1320	1620	ps	(2)(10) (11)(12)
Data ready reset delay	TRDR	4	–	720	1000	ps	
Data to data ready – Clock low pulse width (See “Timing Diagrams” on page 9.)	TOD-TDR	4	0	40	80	ps	(9)(13) (14)
Data to data ready output delay (50% duty cycle) at 1 GSPS (See “Timing Diagrams” on page 9.)	TD1	4	420	460	500	ps	(2)(15)
Data pipeline delay	TPD	4	4			clock cycles	

- Notes:
1. Differential output buffers are internally loaded by 75Ω resistors. Buffer bias current = 11 mA.
  2. See “Definition of Terms” on page 41.
  3. Histogram testing based on sampling of a 10 MHz sinewave at 50 MSPS.
  4. Output error amplitude < ± 4 lsb around correct code (including gain and offset error).
  5. Maximum jitter value obtained for single-ended clock input on the JTS8388B die (chip on board): 200 fs. (500 fs expected on TS8388BG)
  6. Digital output back termination options depicted in Application Notes.
  7. With a typical value of TD = 465 ps, at 1 GSPS, the timing safety margin for the data storing using the ECLinPS 10E452 output registers from Motorola® is of ± 315 ps, equally shared before and after the rising edge of the Data Ready signals (DR, DRB).
  8. The clock inputs may be indifferently entered in differential or single-ended, using ECL levels or 4 dBm typical power level into the 50Ω termination resistor of the inphase clock input. (4 dBm into 50Ω clock input correspond to 10 dBm power level for the clock generator.)
  9. At 1 GSPS, 50/50 clock duty cycle, TC2 = 500 ps (TC1). TDR - TOD = -100 ps (typ) does not depend on the sampling rate.
  10. Specified loading conditions for digital outputs:
    - 50Ω or 75Ω controlled impedance traces properly 50/75Ω terminated, or unterminated 75Ω controlled impedance traces.
    - Controlled impedance traces far end loaded by 1 standard ECLinPS register from Motorola. (i.e.: 10E452) (Typical input parasitic capacitance of 1.5 pF including package and ESD protections.)
  11. Termination load parasitic capacitance derating values:
    - 50Ω or 75Ω controlled impedance traces properly 50/75Ω terminated: 60 ps/pF or 75 ps per additionnal ECLinPS load.
    - Unterminated (source terminated) 75Ω controlled impedance lines: 100 ps/pF or 150 ps per additionnal ECLinPS termination load.
  12. Apply proper 50/75Ω impedance traces propagation time derating values: 6 ps/mm (155 ps/inch) for TSEV8388BF Evaluation Board.
  13. Values for TOD and TDR track each other over temperature, (1% variation for TOD-TDR per 100°C temperature variation). Therefore TOD-TDR variation over temperature is negligible. Moreover, the internal (on-chip) and package skews between each Data TODs and TDR effect can be considered as negligible. Consequently, minimum values for TOD and TDR are never more than 100 ps apart. The same is true for the TOD and TDR maximum values (see Advanced Application Notes about “TOD-TDR Variation Over Temperature” on page 23).
  14. Min value guarantees performance. Max value guarantees functionality.
  15. Min value guarantees functionality. Max value guarantees performance.




## Timing Diagrams

**Figure 2.** TS8388BF Timing Diagram (1 GSPS Clock Rate), Data Ready Reset, Clock Held at LOW Level



**Figure 3.** TS8388BF Timing Diagram (1 GSPS Clock Rate), Data Ready Reset, Clock Held at HIGH Level



## Explanation of Test Levels

**Table 4.** Explanation of Test Levels


Num	Characteristics
1	100% production tested at +25°C <sup>(1)</sup> (for “C” Temperature range <sup>(2)</sup> ).
2	100% production tested at +25°C <sup>(1)</sup> , and sample tested at specified temperatures (for “V” and “M” Temperature range <sup>(2)</sup> ).
3	Sample tested only at specified temperatures.
4	Parameter is guaranteed by design and characterization testing (thermal steady-state conditions at specified temperature).
5	Parameter is a typical value only.
6	100% production tested over specified temperature range (for “B/Q” Temperature range <sup>(2)</sup> ).

- Notes:
1. Unless otherwise specified, all tests are pulsed tests: therefore  $T_j = T_c = T_a$ , where  $T_j$ ,  $T_c$  and  $T_a$  are junction, case and ambient temperature respectively.
  2. Refer to “Ordering Information” on page 43.
  3. Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).

## Functions Description

**Table 5.** Functions Description

Name	Function
$V_{CC}$	Positive power supply
$V_{EE}$	Analog negative power supply
$V_{PLUSD}$	Digital positive power supply
GND	Ground
$V_{IN}$ , $V_{INB}$	Differential analog inputs
CLK, CLKB	Differential clock inputs
<D0:D7> <D0B:D7B>	Differential output data port
DR, DRB	Differential data ready outputs
OR, ORB	Out of range outputs
GAIN	ADC gain adjust
GORB	Gray or Binary digital output select
DIOD/DRRB	Die junction temperature measurement/ asynchronous data ready reset



## Digital Output Coding

NRZ (Non Return to Zero) mode, ideal coding: does not include gain, offset, and linearity voltage errors.

**Table 6.** Digital Output Coding

Differential Analog Input	Voltage Level	Digital Output		Out of Range
		Binary GORB = VCC or Floating	Gray GORB = GND	
> +251 mV	> Positive full scale + 1/2 lsb	1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0	1
+251 mV	Positive full scale + 1/2 lsb	1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0	0
+249 mV	Positive full scale - 1/2 lsb	1 1 1 1 1 1 1 0	1 0 0 0 0 0 0 1	0
+126 mV	Positive 1/2 scale + 1/2 lsb	1 1 0 0 0 0 0 0	1 0 1 0 0 0 0 0	0
+124 mV	Positive 1/2 scale - 1/2 lsb	1 0 1 1 1 1 1 1	1 1 1 0 0 0 0 0	0
+1 mV	Bipolar zero + 1/2 lsb	1 0 0 0 0 0 0 0	1 1 0 0 0 0 0 0	0
-1 mV	Bipolar zero - 1/2 lsb	0 1 1 1 1 1 1 1	0 1 0 0 0 0 0 0	0
-124 mV	Negative 1/2 scale + 1/2 lsb	0 1 0 0 0 0 0 0	0 1 1 0 0 0 0 0	0
-126 mV	Negative 1/2 scale - 1/2 lsb	0 0 1 1 1 1 1 1	0 0 1 0 0 0 0 0	0
-249 mV	Negative full scale + 1/2 lsb	0 0 0 0 0 0 0 1	0 0 0 0 0 0 0 1	0
-251 mV	Negative full scale - 1/2 lsb	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0
< -251 mV	< Negative full scale - 1/2 lsb	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	1

## Package Description

### Pin Description


**Table 7.** TS8388BF Pin Description

Symbol	Pin number	Function
GND	5, 13, 27, 28, 34, 35, 36, 41, 42, 43, 50, 51, 52, 53, 58, 59	Ground pins. To be connected to external ground plane.
$V_{PLUSD}$	1, 2, 16, 17, 18, 68	Digital positive supply (0V for ECL compatibility, 2.4V for LVDS compatibility). <sup>(2)</sup>
$V_{CC}$	26, 29, 32, 33, 46, 47, 61	+5V positive supply.
$V_{EE}$	30, 31, 44, 45, 48	-5V analog negative supply.
$DV_{EE}$	8, 9, 10	-5V digital negative supply.
$V_{IN}$	54 <sup>(1)</sup> , 55	In phase (+) analog input signal of the Sample and Hold differential preamplifier.
$V_{INB}$	56, 57 <sup>(1)</sup>	Inverted phase (-) of analog input signal ( $V_{IN}$ ).
CLK	37 <sup>(1)</sup> , 38	In phase (+) ECL clock input signal. The analog input is sampled and held on the rising edge of the CLK signal.
CLKB	39, 40 <sup>(1)</sup>	Inverted phase (-) of ECL clock input signal (CLK).
D0, D1, D2, D3, D4, D5, D6, D7	23, 21, 19, 14, 6, 3, 66, 64	In phase (+) digital outputs. B0 is the LSB. B7 is the MSB.
D0B, D1B, D2B, D3B, D4B, D5B, D6B, D7B	24, 22, 20, 15, 7, 4, 67, 65	Inverted phase (-) digital outputs. B0B is the inverted LSB. B7B is the inverted MSB.
OR	62	In phase (+) Out of Range Bit. Out of Range is high on the leading edge of code 0 and code 256.
ORB	63	Inverted phase (+) Out of Range Bit (OR).
DR	11	In phase (+) output of Data Ready Signal.
DRB	12	Inverted phase (-) output of Data Ready Signal (DR).
GORB	25	Gray or Binary select output format control pin. - Binary output format if GORB is floating or $V_{CC}$ . - Gray output format if GORB is connected at ground (0V).
GAIN	60	ADC gain adjust pin.
DIOD/DRRB	49	This pin has a double function (can be left open or grounded if not used): - DIOD: die junction temperature monitoring pin. - DRRB: asynchronous data ready reset function.

- Notes:
- Following pin numbers 37 (CLK), 40 (CLKB), 54 ( $V_{IN}$ ) and 57 ( $V_{INB}$ ) have to be connected to GND through a 50 $\Omega$  resistor as close as possible to the package (50 $\Omega$  termination preferred option).
  - The common mode level of the output buffers is 1.2V below the positive digital supply.  
For ECL compatibility the positive digital supply must be set at 0V (ground).  
For LVDS compatibility (output common mode at +1.2V) the positive digital supply must be set at 2.4V.  
If the subsequent LVDS circuitry can withstand a lower level for input common mode, it is recommended to lower the positive digital supply level in the same proportion in order to spare power dissipation.

## TS8388BF Pinout

Figure 4. TS8388BF Pinout




# Typical Characterization Results

## Static Linearity


$F_S = 50 \text{ MSPS}/F_{IN} = 10 \text{ MHz}$

**Figure 5.** Integral Non Linearity



Note: Clock Frequency = 50 MSPS; Signal Frequency = 10 MHz;  
Positive peak: 0.78 lsb; Negative peak: -0.73 lsb


**Figure 6.** Differential Non Linearity




Note: Clock Frequency = 50 MSPS; Signal Frequency = 10 MHz;  
Positive peak: 0.3 lsb; Negative peak: -0.39 lsb

# Effective Number of Bits Versus Power Supplies Variation


**Figure 7.** Effective Number of Bits =  $f(V_{EEA})$ ;  $F_S = 500$  MSPS;  $F_{IN} = 100$  MHz



**Figure 8.** Effective Number of Bits =  $f(V_{CC})$ ;  $F_S = 500$  MSPS;  $F_{IN} = 100$  MHz




**Figure 9.** Effective Number of Bits =  $f(V_{EED})$ ;  $F_S = 500$  MSPS;  $F_{IN} = 100$  MHz



## Typical FFT Results

**Figure 10.**  $F_S = 1$  GSPS;  $F_{IN} = 20$  MHz



**Single Ended or differential**


$F_S = 1$  GSPS  
 $F_{IN} = 20$  MHz

Eff. Bits = 7.2  
SINAD = 44.3 dB  
SNR = 44.7 dB  
THD = -54 dBc  
SFDR = -57 dBc

**Binary output coding**

clock duty cycle = 50 %

**Figure 11.**  $F_S = 1$  GSPS;  $F_{IN} = 495$  MHz



**Single Ended or differential**


$F_S = 1$  GSPS  
 $F_{IN} = 495$  MHz

Eff. Bits = 6.8  
SINAD = 43 dB  
SNR = 44.1 dB  
THD = -50 dBc  
SFDR = -52 dBc

**Binary output coding**

clock duty cycle = 50 %

**Figure 12.**  $F_S = 1$  GSPS;  $F_{IN} = 995$  MHz (-3 dB Full Scale Input)



**Single Ended or differential**

$F_S = 1$  GSPS  
 $F_{IN} = 995$  MHz

Eff. Bits = 6.6  
SINAD = 40.8 dB  
SNR = 44 dB  
THD = -48 dBc  
SFDR = -50 dBc


**Binary output coding**

clock duty cycle = 50 %




## Spurious Free Dynamic Range Versus Input Amplitude

**Figure 13.** Sampling Frequency:  $F_S = 1$  GSPS; Input Frequency  $F_{IN} = 995$  MHz; Full Scale; ENOB = 6.4; SINAD = 40 dB; SNR = 44 dB; THD = -46 dBc; SFDR = -47 dBc; Gray or Binary Output Coding



**Figure 14.** Sampling Frequency:  $F_S = 1$  GSPS; Input Frequency  $F_{IN} = 995$  MHz; -3 dB Full Scale; ENOB = 6.6; SINAD = 40.8 dB; SNR = 44 dB; THD = -48 dBc; SFDR = -50 dBc; Gray or Binary Output Coding



## Dynamic Performance Versus Analog Input Frequency

$F_S = 1$  GSPS,  $F_{IN} = 0$  up to 1600 MHz, Full Scale input ( $F_S$ ),  $F_S -3$  dB

Clock duty cycle 50/50, Binary/Gray output coding, fully differential or single-ended analog and clock inputs.

Figure 15. ENOB (dB)




Figure 16. SNR (dB)





Figure 17. SFDR (dBc)




## Effective Number of Bits (ENOB) Versus Sampling Frequency

Analog Input Frequency:  $F_{IN} = 495$  MHz and Nyquist conditions ( $F_{IN} = F_S/2$ )

Clock duty cycle 50/50, Binary output coding

Figure 18. ENOB (dB)




## SFDR Versus Sampling Frequency

Analog Input Frequency:  $F_{IN} = 495$  MHz and Nyquist conditions ( $F_{IN} = F_S/2$ )

Clock duty cycle 50/50, Binary output coding


Figure 19. SFDR (dBc)



## TS8388BF ADC Performances Versus Junction Temperature


**Figure 20.** Effective Number of Bits Versus Junction Temperature

$F_S = 1$  GSPS;  $F_{IN} = 500$  MHz; Duty Cycle = 50%




**Figure 21.** Signal to Noise Ratio Versus Junction Temperature


$F_S = 1$  GSPS;  $F_{IN} = 507$  MHz; Differential Clock; Single-ended Analog Input ( $V_{IN} = -1$  dBFS)




**Figure 22.** Total Harmonic Distorsion Versus Junction Temperature

$F_S = 1$  GSPS;  $F_{IN} = 507$  MHz; Differential Clock; Single-ended Analog Input ( $V_{IN} = -1$  dBFS)



**Figure 23.** Power Consumption Versus Junction Temperature $F_S = 1$  GSPS;  $F_{IN} = 500$  MHz; Duty Cycle = 50%

### Typical Full Power Input Bandwidth


**Figure 24.** 1.5 GHz at -3 dB (-2 dBm Full Power Input)

## ADC Step Response


Test pulse input characteristics: 20% to 80% input full scale and rise time ~ 200 ps.

Note: This step response was obtained with the TSEV8388B chip on-board (device in die form).

**Figure 25.** Test Pulse Digitized with 20 GHz DSO



**Figure 26.** Same Test Pulse Digitized with TS8388BF ADC



Note: Ripples are due to the test setup (they are present on both measurements).

## TS8388BF Main Features

### Timing Information

#### Timing Value for TS8388BF

Timing values as defined in Table 3 on page 4 are advanced data, issued from electric simulations and first characterizations results fitted with measurements.

Timing values are given at CQFP68 package inputs/outputs, taking into account package internal controlled impedance traces propagation delays, gullwing pin model, and specified termination loads.

Propagation delays in 50/75Ω impedance traces are NOT taken into account for TOD and TDR.

Apply proper derating values corresponding to termination topology.

The min/max timing values are valid over the full temperature range in the following conditions:

- Specified Termination Load (Differential output Data and Data Ready):  
50Ω resistor in parallel with 1 standard ECLinPS register from Motorola (i.e.: 10E452)  
Typical ECLinPS inputs shows a typical input capacitance of 1.5 pF (including package and ESD protections).  
If addressing an output Dmux, take care if some Digital outputs do not have the same termination load and apply corresponding derating value given below.
- Output Termination Load derating values for TOD and TDR:  
~ 35 ps/pF or 50 ps per additional ECLinPS load.
- Propagation time delay derating values have also to be applied for TOD and TDR:  
~ 6 ps/mm (155 ps/inch) for TSEV8388B Evaluation Board.  
Apply proper time delay derating value if a different dielectric layer is used.

#### Propagation Time Considerations

TOD and TDR Timing values are given from pin to pin and DO NOT include the additional propagation times between device pins and input/output termination loads. For the TSEV8388B Evaluation Board, the propagation time delay is 6 ps/mm (155 ps/inch) corresponding to 3.4 (at 10 GHz) dielectric constant of the RO4003 used for the Board.

If a different dielectric layer is used (for instance Teflon), please use appropriate propagation time values.

TD does NOT depend on propagation times because it is a differential data (TD is the time difference between Data Ready output delay and digital Data output delay).

TD is also the most straightforward data to measure, again because it is differential: TD can be measured directly onto termination loads, with matched Oscilloscopes probes.

#### TOD-TDR Variation Over Temperature

Values for TOD and TDR track each other over temperature (1% variation for TOD-TDR per 100°C temperature variation).

Therefore TOD-TDR variation over temperature is negligible. Moreover, the internal (on-chip) and package skews between each Data TODs and TDR effect can be considered as negligible.

Consequently, minimum values for TOD and TDR are never more than 100 ps apart. The same is true for the TOD and TDR maximum values.

In other terms :

- If TOD is at 1150 ps, TDR will not be at 1620 ps (maximum time delay for TDR).
  - If TOD is at 1660 ps, TDR will not be at 1110 ps (minimum time delay for TDR).
- However, external TOD-TDR values may be dictated by total digital datas skews between every TODs (each digital data) and TDR: MCM Board, bonding wires and output lines lengths differences, and output termination impedance mismatches.

The external (on board) skew effect has NOT been taken into account for the specification of the minimum and maximum values for TOD-TDR.

## Principle of Operation

The Analog input is sampled on the rising edge of external clock input (CLK, CLKB) after TA (aperture delay) of typically 250 ps. The digitized data is available after 4 clock periods latency (pipeline delay (TPD)), on clock rising edge, after 1360 ps typical propagation delay TOD.

The Data Ready differential output signal frequency (DR, DRB) is half the external clock frequency, that is it switches at the same rate as the digital outputs.

The Data Ready output signal (DR, DRB) switches on external clock falling edge after a propagation delay TDR of typically 1320 ps.

A Master Asynchronous Reset input command DRRB (ECL compatible single-ended input) is available for initializing the differential Data Ready output signal (DR, DRB). This feature is mandatory in certain applications using interleaved ADCs or using a single ADC with demultiplexed outputs. Actually, without Data Ready signal initialization, it is impossible to store the output digital datas in a defined order.

## Principle of Data Ready Signal Control by DRRB Input Command

### Data Ready Output Signal Reset

The Data Ready signal is reset on falling edge of DRRB input command, on ECL logical low level (-1.8V). DRRB may also be tied to  $V_{EE} = -5V$  for Data Ready output signal Master Reset. So long DRRB remains at logical low level, (or tied to  $V_{EE} = -5V$ ), the Data Ready output remains at logical zero and is independant of the external free running encoding clock.

The Data Ready output signal (DR, DRB) is reset to logical zero after  $TRDR = 920$  ps typical.

$TRDR$  is measured between the -1.3V point of the falling edge of DRRB input command and the zero crossing point of the differential Data Ready output signal (DR, DRB).

The Data Ready Reset command may be a pulse of 1 ns minimum time width.



## Data Ready Output Signal Restart

The Data Ready output signal restarts on DRRB command rising edge, ECL logical high levels (-0.8V). DRRB may also be Grounded, or is allowed to float, for normal free running Data Ready output signal.

The Data Ready signal restart sequence depends on the logical level of the external encoding clock, at DRRB rising edge instant:

- The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is LOW: The Data Ready output first rising edge occurs after half a clock period on the clock falling edge, after a delay time TDR = 1320 ps already defined hereabove.
- The DRRB rising edge occurs when external encoding clock input (CLK, CLKB) is HIGH: The Data Ready output first rising edge occurs after one clock period on the clock falling edge, and a delay TDR = 1320 ps.

Consequently, as the analog input is sampled on clock rising edge, the first digitized data corresponding to the first acquisition (N) after Data Ready signal restart (rising edge) is always strobed by the third rising edge of the data ready signal.

The time delay (TD1) is specified between the last point of a change in the differential output data (zero crossing point) to the rising or falling edge of the differential Data Ready signal (DR, DRB) (zero crossing point).

For normal initialization of Data Ready output signal, the external encoding clock signal frequency and level must be controlled. It is reminded that the minimum encoding clock sampling rate for the ADC is 10 MSPS and consequently the clock cannot be stopped.

One single pin is used for both DRRB input command and die junction temperature monitoring. Pin denomination will be DRRB/DIOD. On the former version denomination was DIOD. Temperature monitoring and Data Ready control by DRRB is not possible simultaneously.

## Analog Inputs ( $V_{IN}$ ) ( $V_{INB}$ )

The analog input Full Scale range is 0.5V peak to peak ( $V_{pp}$ ), or -2 dBm into the 50 $\Omega$  termination resistor.


In differential mode input configuration, that means 0.25V on each input, or  $\pm 125$  mV around 0V. The input common mode is GROUND.

The typical input capacitance is 3 pF for TS8388B in CQFP package.

The input capacitance is mainly due to the package. The ESD protections are not connected (but present) on the inputs.

## Differential Inputs Voltage Span

**Figure 27.** Differential Inputs Voltage Span



## Differential Versus Single-ended Analog Input Operation

The TS8388BF can operate at full speed in either differential or single-ended configuration.

This is explained by the fact the ADC uses a high input impedance differential preamplifier stage, (preceeding the Sample and hold stage), which has been designed in order to be entered either in differential mode or single-ended mode.

This is true so long as the out-of-phase analog input pin  $V_{INB}$  is  $50\Omega$  terminated very closely to one of the neighboring shield ground pins (52, 53, 58, 59) which constitute the local ground reference for the inphase analog input pin ( $V_{IN}$ ).

Thus the differential analog input preamplifier will fully reject the local ground noise (and any capacitively and inductively coupled noise) as common mode effects.



In typical single-ended configuration, enter on the ( $V_{IN}$ ) input pin, with the inverted phase input pin ( $V_{INB}$ ) grounded through the  $50\Omega$  termination resistor.

In single-ended input configuration, the in-phase input amplitude is 0.5V peak to peak, centered on 0V (or -2 dBm into  $50\Omega$ ). The inverted phase input is at ground potential through the  $50\Omega$  termination resistor.

However, dynamic performances can be somewhat improved by entering either analog or clock inputs in differential mode.

## Typical Single-ended Analog Input Configuration

**Figure 28.** Typical Single-ended Analog Input Configuration



## Clock Inputs (CLK) (CLKB)

The TS8388BF can be clocked at full speed without noticeable performance degradation in either differential or single-ended configuration.

This is explained by the fact the ADC uses a differential preamplifier stage for the clock buffer, which has been designed in order to be entered either in differential or single-ended mode.

Recommended sinewave generator characteristics are typically -120 dBc/Hz phase noise floor spectral density, at 1 kHz from carrier, assuming a single tone 4 dBm input for the clock signal.

## Single-ended Clock Input (Ground Common Mode)

Although the clock inputs were intended to be driven differentially with nominal -0.8V/-1.8V ECL levels, the TS8388BF clock buffer can manage a single-ended sinewave clock signal centered around 0V. This is the most convenient clock input configuration as it does not require the use of a power splitter.

No performance degradation (i.e.: due to timing jitter) is observed in this particular single-ended configuration up to 1.2 GSPS Nyquist conditions ( $F_{IN} = 600$  MHz).



This is true so long as the inverted phase clock input pin is  $50\Omega$  terminated very closely to one of the neighboring shield ground pins, which constitutes the local Ground reference for the inphase clock input.

Thus the TS8388BF differential clock input buffer will fully reject the local ground noise (and any capacitively and inductively coupled noise) as common mode effects. Moreover, a very low phase noise sinewave generator must be used for enhanced jitter performance.

The typical inphase clock input amplitude is 1V peak to peak, centered on 0V (ground) common mode. This corresponds to a typical clock input power level of 4 dBm into the  $50\Omega$  termination resistor. Do not exceed 10 dBm to avoid saturation of the preamplifier input transistors.

The inverted phase clock input is grounded through the  $50\Omega$  termination resistor.

**Figure 29.** Single-ended Clock Input (Ground common mode):  
VCLK Common Mode = 0V; VCLKB = 0V; 4 dBm Typical Clock Input Power Level (into  $50\Omega$  termination resistor)



Note: Do not exceed 10 dBm into the  $50\Omega$  termination resistor for single clock input power level.



### Differential ECL Clock Input

The clock inputs can be driven differentially with nominal -0.8V/-1.8V ECL levels.

In this mode, a low phase noise sinewave generator can be used to drive the clock inputs, followed by a power splitter (hybrid junction) in order to obtain 180 degrees out of phase sinewave signals. Biasing tees can be used for offsetting the common mode voltage to ECL levels.

Note: As the biasing tees propagation times are not matching, a tunable delay line is required in order to ensure the signals to be 180 degrees out of phase especially at fast clock rates in the GSPS range.

**Figure 30.** Differential Clock Inputs (ECL Levels)




## Single-ended ECL Clock Input

In single-ended configuration enter on CLK (resp. CLKB) pin, with the inverted phase Clock input pin CLKB (respectively CLK) connected to -1.3V through the 50Ω termination resistor.

The inphase input amplitude is 1V peak to peak, centered on -1.3V common mode.

**Figure 31.** Single-ended Clock Input (ECL):  
VCLK Common Mode = -1.3V; VCLKB = -1.3V



## Noise Immunity Information

Circuit noise immunity performance begins at design level.

Efforts have been made on the design in order to make the device as insensitive as possible to chip environment perturbations resulting from the circuit itself or induced by external circuitry (Cascode stages isolation, internal damping resistors, clamps, internal (on-chip) decoupling capacitors).

Furthermore, the fully differential operation from analog input up to the digital outputs provides enhanced noise immunity by common mode noise rejection.

Common mode noise voltage induced on the differential analog and clock inputs will be canceled out by these balanced differential amplifiers.

Moreover, proper active signals shielding has been provided on the chip to reduce the amount of coupled noise on the active inputs.

The analog inputs and clock inputs of the TS8388BF device have been surrounded by ground pins, which must be directly connected to the external ground plane.

## Digital Outputs

The TS8388BF differential output buffers are internally 75Ω loaded. The 75Ω resistors are connected to the digital ground pins through a -0.8V level shift diode (see Figure 32, Figure 33, Figure 34 on page 30).

The TS8388BF output buffers are designed for driving 75Ω (default) or 50Ω properly terminated impedance lines or coaxial cables. An 11 mA bias current flowing alternately into one of the 75Ω resistors when switching ensures a 0.825V voltage drop across the resistor (unterminated outputs).

The  $V_{PLUSD}$  positive supply voltage allows the adjustment of the output common mode level from -1.2V ( $V_{PLUSD} = 0V$  for ECL output compatibility) to +1.2V ( $V_{PLUSD} = 2.4V$  for LVDS output compatibility).

Therefore, the single-ended output voltages vary approximately between -0.8V and -1.625V, (outputs unterminated), around -1.2V common mode voltage.

Three possible line driving and back-termination scenarios are proposed (assuming  $V_{PLUSD} = 0V$ ):

1. 75Ω impedance transmission lines, 75Ω differentially terminated (Figure 32):  
Each output voltage varies between -1V and -1.42V (respectively +1.4V and +1V), leading to  $\pm 0.41V = 0.825V$  in differential, around -1.21V (respectively +1.21V) common mode for  $V_{PLUSD} = 0V$  (respectively 2.4V).
2. 50Ω impedance transmission lines, 50Ω differentially termination (Figure 33):  
Each output voltage varies between -1.02V and -1.35V (respectively +1.38V and +1.05V), leading to  $\pm 0.33V = 660\text{ mV}$  in differential, around -1.18V (respectively +1.21V) common mode for  $V_{PLUSD} = 0V$  (respectively 2.4V).
3. 75Ω impedance open transmission lines (Figure 34):  
Each output voltage varies between -1.6V and -0.8V (respectively +0.8V and +1.6V), which are true ECL levels, leading to  $\pm 0.8V = 1.6V$  in differential, around -1.2V (respectively +1.2V) common mode for  $V_{PLUSD} = 0V$  (respectively 2.4V). Therefore, it is possible to drive directly high input impedance storing registers, without terminating the 75Ω transmission lines. In time domain, that means that the incident wave will reflect at the 75Ω transmission line output and travel back to the generator (i.e.: the 75Ω data output buffer). As the buffer output impedance is 75Ω, no back reflection will occur.

Note: This is no longer true if a 50Ω transmission line is used, as the latter is not matching the buffer 75Ω output impedance.

Each differential output termination length must be kept identical. It is recommended to decouple the midpoint of the differential termination with a 10 nF capacitor to avoid common mode perturbation in case of slight mismatch in the differential output line lengths.


Too large mismatches (keep < a few mm) in the differential line lengths will lead to switching currents flowing into the decoupling capacitor leading to switching ground noise.

The differential output voltage levels (75Ω or 50Ω termination) are not ECL standard voltage levels, however it is possible to drive standard logic ECL circuitry like the ECLinPS logic line from Motorola®.


At sampling rates exceeding 1 GSPS, it may be difficult to trigger the HP16500 or any other Acquisition System with digital outputs. It becomes necessary to regenerate digital data and Data Ready by means of external amplifiers, in order to be able to test the TS8388BF at its optimum performance conditions.

## Differential Output Loading Configurations (Levels for ECL Compatibility)


**Figure 32. Differential Output: 75Ω Terminated**



**Figure 33. Differential Output: 50Ω Terminated**




**Figure 34. Differential Output: Open Loaded**




## Differential Output Loading Configurations (Levels for LVDS Compatibility)


**Figure 35. Differential Output: 75Ω Terminated**



**Figure 36. Differential Output: 50Ω Terminated**



**Figure 37. Differential Output: Open Loaded**



## Out of Range Bit

An Out of Range (OR, ORB) bit is provided that goes to logical high state when the input exceeds the positive full scale or falls below the negative full scale.

When the analog input exceeds the positive full scale, the digital output datas remain at high logical state, with (OR, ORB) at logical one.

When the analog input falls below the negative full scale, the digital outputs remain at logical low state, with (OR, ORB) at logical one again.

## Gray or Binary Output Data Format Select

The TS8388BF internal regeneration latches indecision (for inputs very close to latches threshold) may produce errors in the logic encoding circuitry and leading to large amplitude output errors.

This is due to the fact that the latches are regenerating the internal analog residues into logical states with a finite voltage gain value ( $A_v$ ) within a given positive amount of time  $\Delta(t)$ :

$$A_v = \exp(\Delta(t)/\tau), \text{ with } \tau \text{ the positive feedback regeneration time constant.}$$

The TS8388BF has been designed for reducing the probability of occurrence of such errors to approximately  $10^{-13}$  (targeted for the TS8388BF at 1 GSPS).

A standard technique for reducing the amplitude of such errors down to  $\pm 1$  lsb consists of outputting the digital datas in Gray code format. Though the TS8388BF has been designed for featuring a Bit Error Rate of  $10^{-13}$  with a binary output format, it is possible for the user to select between the Binary or Gray output data format, in order to reduce the amplitude of such errors when occurring, by storing Gray output codes.

Digital Datas format selection:

- BINARY output format if GORB is floating or  $V_{CC}$ .
- GRAY output format if GORB is connected to ground (0V).


## Diode Pin 49

One single pin is used for both DRRB input command and die junction monitoring. The pin denomination is DRRB/DIOD. Temperature monitoring and Data Ready control by DRRB is not possible simultaneously.

(See "Principle of Data Ready Signal Control by DRRB Input Command" on page 24 for Data Ready Reset input command).

The operating die junction temperature must be kept below  $145^\circ\text{C}$ , therefore an adequate cooling system has to be set up. The diode mounted transistor measured  $V_{be}$  value versus junction temperature is given below.

**Figure 38.** Diode Pin 49






## ADC Gain Control Pin 60

The ADC gain is adjustable by the means of the pin 60 (input impedance is 1 M $\Omega$  in parallel with 2 pF).

The gain adjust transfer function is given below.


**Figure 39.** ADC Gain Control Pin 60



Note: For more information, please refer to the document "DEMUX and ADCs Application Notes".


## Equivalent Input/Output Schematics

**Figure 40.** Equivalent Analog Input Circuit and ESD Protections




Note: The ESD protection equivalent capacitance is 150 fF.

**Figure 41.** Equivalent Analog Clock Input Circuit and ESD Protections




Note: The ESD protection equivalent capacitance is 150 fF.

**Figure 42.** Equivalent Data Output Buffer Circuit and ESD Protections




Note: The ESD protection equivalent capacitance is  $150 \text{ fF}$ .

**Figure 43.** ADC Gain Adjust Equivalent Analog Input Circuit and ESD Protections



Note: The ESD protection equivalent capacitance is  $150 \text{ fF}$ .


**Figure 44.** GORB Equivalent Input Schematic and ESD Protections  
GORB: Gray or Binary Select Input; Floating or Tied to VCC -> Binary



Note: The ESD protection equivalent capacitance is 150 fF.

**Figure 45. DRRB Equivalent Input Schematic and ESD Protections**

Actual Protection Range: 6.6V above VEE, in fact stress above GND are clipped by the CB diode used for Tj monitoring



Note: The ESD protection equivalent capacitance is 150 fF.

**TSEV8388BF:  
Device  
Evaluation  
Board**

For complete specification, see separate TSEV8388B document.

**General  
Description**

The TSEV8388BF Evaluation Board (EB) is a board which has been designed in order to facilitate the evaluation and the characterization of the TS8388BF device up to its 1.5 GHz full power bandwidth at up to 1 GSPS in the military temperature range.

The high speed of the TS8388BF requires careful attention to circuit design and layout to achieve optimal performance.

This four metal layer board with internal ground plane has the adequate functions in order to allow a quick and simple evaluation of the TS8388BF ADC performances over the temperature range.

The TSEV8388BF Evaluation Board is very straightforward as it only implements the TS8388BF ADC, SMA connectors for input/output accesses and a 2.54 mm pitch connector compatible with HP16500C high frequency probes.

The board also implements a de-embedding fixture in order to facilitate the evaluation of the high frequency insertion loss of the input microstrip lines, and a die junction temperature measurement setting.

The board is constituted by a sandwich of two dielectric layers, featuring low insertion loss and enhanced thermal characteristics for operation in the high frequency domain and extended temperature range.

The board dimensions are 130 mm x 130 mm.

The board set comes fully assembled and tested, with the TS8388BF in CQFP68 package installed.

## Nominal CQFP68 Thermal Characteristics

Although the power dissipation is low for this performance, the use of a heat sink is mandatory.

The user will find some advice on this topics below.

### Thermal Resistance from Junction to Ambient: RTHJA

The following table lists the converter thermal performance parameters, with or without heatsink.


For the following measurements, a 50 x 50 x 16 mm heatsink has been used (see Figure 47 on page 39).

**Table 8.** Thermal Resitance

Air Flow (m/s)	ja Thermal Resistance (°C/W) CQFP68 on Board	
	Estimated – Without Heatsink	Targeted – With Heatsink <sup>(1)</sup>
0	50	10
0.5	40	8.9
1	35	7.9
1.5	32	7.3
2	30	6.8
2.5	28	6.5
3	26	6.2
4	24	5.8
5	23.5	5.6

Note: 1. Heatsink is glued to backside of package or screwed and pressed with thermal grease.

**Figure 46.** Thermal Resistance from Junction to Ambient: Rthja




**Thermal Resistance  
from Junction to  
Case: RTHJC**

Typical value for  $R_{thjc}$  is given to  $4.75^{\circ}\text{C/W}$ .

**CQFP68 Board  
Assembly**

**Figure 47.** CQFP68 Board Assembly with a 50 x 50 x 16 mm External Heatsink



## Enhanced CQFP68 Thermal Characteristics

### Enhanced CQFP68

The CQFP68 has been modified, in order to improve the thermal characteristics:

- A CuW heatspreader has been added at the bottom of the package.
- The die has been electrically isolated with the ALN substrate.

### Thermal Resistance from Junction to Case: RTHJC

Typical value for  $R_{thjc}$  is given to  $1.56^{\circ}\text{C/W}$ .

This value does not include thermal contact resistance between package and external component (heatsink or PCBoard).


As an example,  $2.0^{\circ}\text{C/W}$  can be taken for  $50\text{ }\mu\text{m}$  of thermal grease.

### Heatsink

It is recommended to use an external heatsink, or PCBoard special design.

The stand off has been calculated to permit the simultaneous soldering of the leads and of the heatspreader with the solder paste.

**Figure 48.** Enhanced CQFP68 Suggested Assembly



Cooling system efficiency can be monitored using the Temperature Sensing Diode, integrated in the device.



## Definitions


### Definition of Terms

<i>(BER) Bit Error Rate</i>	Probability to exceed a specified error threshold for a sample. An error code is a code that differs by more than $\pm 4$ lsb from the correct code.
<i>(FPBW) Full Power Input Bandwidth</i>	Analog input frequency at which the fundamental component in the digitally reconstructed output has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale.
<i>(SINAD) Signal to Noise and Distortion Ratio</i>	Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all other spectral components, including the harmonics except DC.
<i>(SNR) Signal to Noise Ratio</i>	Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all other spectral components excluding the five first harmonics.
<i>(THD) Total Harmonic Distorsion</i>	Ratio expressed in dBc of the RMS sum of the first five harmonic components, to the RMS value of the measured fundamental spectral component.
<i>(SFDR) Spurious Free Dynamic Range</i>	Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS value of the next highest spectral component (peak spurious spectral component). SFDR is the key parameter for selecting a converter to be used in a frequency domain application (Radar systems, digital receiver, network analyzer, etc.). It may be reported in dBc (i.e.: degrades as signal levels is lowered), or in dBFS (i.e.: always related back to converter full scale).
<i>(ENOB) Effective Number Of Bits</i>	$\text{ENOB} = \frac{\text{SINAD} - 1.76 + 20 \log (A/V/2)}{6.02}$ <p>Where A is the actual input amplitude and V is the full scale range of the ADC under test.</p>
<i>(DNL) Differential Non Linearity</i>	The Differential Non Linearity for an output code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 lsb guarantees that there are no missing output codes and that the transfer function is monotonic.
<i>(INL) Integral Non Linearity</i>	<p>The Integral Non Linearity for an output code i is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition.</p> <p>INL (i) is expressed in LSBs, and is the maximum value of all  INL (i) .</p>
<i>(DG) Differential Gain</i>	The peak gain variation (in percent) at five different DC levels for an AC signal of 20% Full Scale peak to peak amplitude. $F_{IN} = 5$ MHz (TBC).
<i>(DP) Differential Phase</i>	Peak Phase variation (in degrees) at five different DC levels for an AC signal of 20% Full Scale peak to peak amplitude. $F_{IN} = 5$ MHz (TBC).
<i>(TA) Aperture Delay</i>	Delay between the rising edge of the differential clock inputs (CLK, CLKB) (zero crossing point), and the time at which ( $V_{IN}$ , $V_{INB}$ ) is sampled.


<i>(JITTER) Aperture Uncertainty</i>	Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point.
<i>(TS) Settling Time</i>	Time delay to achieve 0.2% accuracy at the converter output when a 80% Full Scale step function is applied to the differential analog input.
<i>(ORT) Overvoltage Recovery Time</i>	Time to recover 0.2% accuracy at the output, after a 150% full scale step applied on the input is reduced to midscale.
<i>(TOD) Digital Data Output Delay</i>	Delay from the falling edge of the differential clock inputs (CLK, CLKB) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load.
<i>(TD1) Time Delay from Data to Data Ready</i>	Time delay from Data transition to Data ready.
<i>(TD2) Time Delay from Data Ready to Data</i>	General expression is $TD1 = TC1 + TDR - TOD$ with $TC = TC1 + TC2 = 1$ encoding clock period.
<i>(TC) Encoding Clock Period</i>	$TC1 = \text{Minimum clock pulse width (high)}$ $TC = TC1 + TC2$ $TC2 = \text{Minimum clock pulse width (low)}$
<i>(TPD) Pipeline Delay</i>	Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD). For the TS8388BF the TPD is 4 clock periods.
<i>(TRDR) Data Ready Reset Delay</i>	Delay between the falling edge of the Data Ready asynchronous Reset signal (DDRb) and the reset to digital zero transition of the Data Ready output signal (DR).
<i>(TR) Rise Time</i>	Time delay for the output DATA signals to rise from 20% to 80% of delta between low level and high level.
<i>(TF) Fall Time</i>	Time delay for the output DATA signals to fall from 80% to 20% of delta between low level and high level.
<i>(PSRR) Power Supply Rejection Ratio</i>	Ratio of input offset variation to a change in power supply voltage.
<i>(NRZ) Non Return to Zero</i>	When the input signal is larger than the upper bound of the ADC input range, the output code is identical to the maximum code and the Out of Range bit is set to logic one. When the input signal is smaller than the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute maximum ratings).
<i>(IMD) InterModulation Distortion</i>	The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products. The input tones levels are at -7 dB Full Scale.
<i>(NPR) Noise Power Ratio</i>	The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When using a notch-filtered broadband white-noise generator as the input to the ADC under test, the Noise Power Ratio is defined as the ratio of the average out-of-notch to the average in-notch power spectral density magnitudes for the FFT spectrum of the ADC output sample test.

## Ordering Information

### Package Device




### Evaluation Board




The evaluation board is delivered with an ADC and includes the heat sink.

## Outline Dimensions

Figure 49. Package Dimension – 68-lead Ceramic Quad Flat Pack (CQFP)



**Figure 50.** Package Dimension – 68-lead Enhanced CQFP with Heatspreder



## Datasheet Status Description

**Table 9.** Datasheet Status

Datasheet Status		Validity
Objective specification	This datasheet contains target and goal specifications for discussion with customer and application validation.	Before design phase
Target specification	This datasheet contains target or goal specifications for product development.	Valid during the design phase
Preliminary specification $\alpha$ -site	This datasheet contains preliminary data. Additional data may be published later; could include simulation results.	Valid before characterization phase
Preliminary specification $\beta$ -site	This datasheet contains also characterization results.	Valid before the industrialization phase
Product specification	This datasheet contains final product specification.	Valid for production purposes
<b>Limiting Values</b>		
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.		
<b>Application Information</b>		
Where application information is given, it is advisory and does not form part of the specification.		

## Life Support Applications

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Atmel customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Atmel for any damages resulting from such improper use or sale.



## **Atmel Headquarters**

### **Corporate Headquarters**

2325 Orchard Parkway  
San Jose, CA 95131  
TEL 1(408) 441-0311  
FAX 1(408) 487-2600

### **Europe**

Atmel Sarl  
Route des Arsenaux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
TEL (41) 26-426-5555  
FAX (41) 26-426-5500

### **Asia**

Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimhatsui  
East Kowloon  
Hong Kong  
TEL (852) 2721-9778  
FAX (852) 2722-1369

### **Japan**

9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
TEL (81) 3-3523-3551  
FAX (81) 3-3523-7581

## **Atmel Operations**

### **Memory**

2325 Orchard Parkway  
San Jose, CA 95131  
TEL 1(408) 441-0311  
FAX 1(408) 436-4314

### **Microcontrollers**

2325 Orchard Parkway  
San Jose, CA 95131  
TEL 1(408) 441-0311  
FAX 1(408) 436-4314

La Chantrerie  
BP 70602  
44306 Nantes Cedex 3, France  
TEL (33) 2-40-18-18-18  
FAX (33) 2-40-18-19-60

### **ASIC/ASSP/Smart Cards**

Zone Industrielle  
13106 Rousset Cedex, France  
TEL (33) 4-42-53-60-00  
FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
TEL 1(719) 576-3300  
FAX 1(719) 540-1759

Scottish Enterprise Technology Park  
Maxwell Building  
East Kilbride G75 0QR, Scotland  
TEL (44) 1355-803-000  
FAX (44) 1355-242-743

### **RF/Automotive**

Theresienstrasse 2  
Postfach 3535  
74025 Heilbronn, Germany  
TEL (49) 71-31-67-0  
FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
TEL 1(719) 576-3300  
FAX 1(719) 540-1759

### **Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom**

Avenue de Rochepleine  
BP 123  
38521 Saint-Egreve Cedex, France  
TEL (33) 4-76-58-30-00  
FAX (33) 4-76-58-34-80

---

### **e-mail**

literature@atmel.com

### **Web Site**

<http://www.atmel.com>

### **© Atmel Corporation 2002.**

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

Motorola® is the registered trademark of Motorola Company.

Other terms and product names may be the trademark of others.



Printed on recycled paper.

2144A-BDC-04/02