

MC100EP210S

2.5V 1:5 Dual Differential LVDS Compatible Clock Driver

The MC100EP210S is a low skew 1-to-5 dual differential driver, designed with LVDS clock distribution in mind. The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.

The EP210S specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

Two internal 50 Ω resistors are provided across the inputs. For LVDS inputs, VTA and VTB pins should be unconnected. For LVPECL inputs, VTA and VTB pins should be connected to the V_{TT} (V_{CC}-2.0 V) supply.

Designers can take advantage of the EP210S performance to distribute low skew LVDS clocks across the backplane or the board.

Special considerations are required for differential inputs under No Signal conditions to prevent instability.

- 20 ps Typical Output-to-Output Skew
- 85 ps Typical Device-to-Device Skew
- 550 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- Maximum Frequency >1 GHz Typical
- Operating Range: V_{CC} = 2.375 V to 2.625 V with V_{EE} = 0 V
- Internal 50 Ω Input Termination Resistors
- LVDS Input/Output Compatible




ON Semiconductor™

<http://onsemi.com>

MARKING DIAGRAM*



TQFP-32
FA SUFFIX
CASE 873A




A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

*For additional information, refer to Application Note AND8002/D

ORDERING INFORMATION

Device	Package	Shipping
MC100EP210SFA	TQFP-32	250 Units/Tray
MC100EP210SFAR2	TQFP-32	2000 Tape & Reel

MC100EP210S



PIN DESCRIPTION

PIN	FUNCTION
CLKn, $\overline{\text{CLKn}}$	LVDS, LVPECL CLK Inputs
Qn0:4, $\overline{\text{Qn0:4}}$	LVDS Outputs
VTA	50 Ohm Termination Resistors
VTB	50 Ohm Termination Resistors
VCC	Positive Supply
VEE	Ground

Warning: All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 32-Lead TQFP Pinout (Top View)




Figure 2. Logic Diagram

ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	N/A
Internal Input Pullup Resistor	N/A
ESD Protection	Human Body Model Machine Model Charged Device Model
	> 2 kV > 100 V > 2 kV
Moisture Sensitivity (Note 1)	Level 2
Flammability Rating Oxygen Index	UL-94 code V-0 A 1/8" 28 to 34
Transistor Count	461 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, refer to Application Note AND8003/D.

MC100EP210S

MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	Power Supply	V _{EE} = 0 V		6	V
V _{EE}	Power Supply (GND)	V _{CC} = 2.5 V		−6	V
V _I	LVDS, LVPECL Input Voltage	V _{EE} = 0 V	V _I ≤ V _{CC}	6	V
I _{out}	Output Current	Continuous Surge		50 100	mA mA
T _A	Operating Temperature Range			−40 to +85	°C
T _{stg}	Storage Temperature Range			−65 to +150	°C
θ _{JA}	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	32 TQFP 32 TQFP	80 55	°C/W °C/W
θ _{JC}	Thermal Resistance (Junction to Case)	std bd	32 TQFP	12 to 17	°C/W
T _{sol}	Wave Solder	<2 to 3 sec @ 248°C		265	°C

2. Maximum Ratings are those values beyond which device damage may occur.

DC CHARACTERISTICS V_{CC} = 2.5 V, V_{EE} = 0 V (Note 3)

Symbol	Characteristic	−40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		150	200		150	200		150	200	mA
V _{OH}	Output HIGH Voltage (Note 4)	1250	1400	1550	1250	1400	1550	1250	1400	1550	mV
V _{OL}	Output LOW Voltage (Note 4)	800	950	1100	800	950	1100	800	950	1100	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 5)	1.2		2.5	1.2		2.5	1.2		2.5	V
R _T	Internal Termination Resistor	43		57	43	50	57	43		57	Ω
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	0.5 −150			0.5 −150			0.5 −150			μA

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

3. Input and output parameters vary 1:1 with V_{CC}.

4. All loading with 100 ohms across LVDS differential outputs.

5. V_{IHCMR} min varies 1:1 with V_{EE}; V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

AC CHARACTERISTICS V_{CC} = 2.375 to 2.625 V, V_{EE} = 0 V (Note 6)

Symbol	Characteristic	−40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f _{maxLVDS/} LVPECL	Maximum Frequency (See Figure 3. F _{max} /JITTER)		> 1			> 1			> 1		GHz
t _{PLH} t _{PHL}	Propagation Delay	425	525	625	450	550	650	475	575	675	ps
t _{skew}	Within-Device Skew (Note 7) Device-to-Device Skew (Note 8) Duty Cycle Skew (Note 9)		20 85 80	25 160 100		20 85 80	25 160 100		20 85 80	35 160 100	ps
t _{JITTER}	Cycle-to-Cycle Jitter (See Figure 3. F _{max} /JITTER)		.2	< 1		.2	< 1		.2	< 1	ps
V _{PP}	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t _r /t _f	Output Rise/Fall Time (20%–80%)	50	130	200	75	150	225	80	160	230	ps

6. Measured with 400 mV source, 50% duty cycle clock source. All loading with 100 ohms across differential outputs.

7. Skew is measured between outputs under identical transitions of similar paths through a device.

8. Device-to-Device skew for identical transitions at identical V_{CC} levels.

9. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.

MC100EP210S




Figure 3. F_{max} /Jitter





Figure 4. Typical Termination for Output Driver and Device Evaluation

MC100EP210S

PACKAGE DIMENSIONS

TQFP
FA SUFFIX
32-LEAD PLASTIC PACKAGE
CASE 873A-02
ISSUE A



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
 4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
 8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
 9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

Notes

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)
Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)
Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)
Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access –
then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:

001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700

Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
Sales Representative.