Silicon P Channel MOS FET Series Power Switching

HITACHI


ADE-208-586 (Z) 1st. Edition October 1997

Features

This FET has the over temperature shut—down capability sensing to the junction temperature. This FET has the built—in over temperature shut—down circuit in the gate area. And this circuit operation to shut—down the gate voltage in case of high junction temperature like applying over power consumption, over current etc.

- Logic level operation (-4 to -6 V Gate drive)
- · High endurance capability against to the short circuit
- Built-in the over temperature shut-down circuit
- Latch type shut–down operation (Need 0 voltage recovery)

Outline





Absolute Maximum Ratings ($Ta = 25^{\circ}C$)

Item	Symbol	Ratings	Unit	
Drain to source voltage	$V_{\scriptscriptstyle DSS}$	-60	V	
Gate to source voltage	V_{GSS}	– 16	V	
Gate to source voltage	V_{GSS}	3	V	
Drain current	I _D	– 15	А	
Drain peak current	Note1 D(pulse)	-30	А	
Body-drain diode reverse drain current	I _{DR}	– 15	А	
Channel dissipation	Pch Note2	50	W	
Channel temperature	Tch	150	°C	
Storage temperature	Tstg	-55 to +150	°C	

Note: 1. PW 10µs, duty cycle 1 %

2. Value at Tc = 25°C

Typical Operation Characteristics

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	V_{IH}	-3.5	_	_	V	
	V _{IL}	_	_	-1.2	V	
Input current	I _{IH1}	_	_	-100	μΑ	$Vi = -8V$, $V_{DS} = 0$
(Gate non shut down)	I _{IH2}	_	_	– 50	μΑ	$Vi = -3.5V, V_{DS} = 0$
	I _{IL}	_	_	– 1	μΑ	$Vi = -1.2V, V_{DS} = 0$
Input current	I _{IH(sd)1}	_	-0.8	_	mA	$Vi = -8V$, $V_{DS} = 0$
(Gate shut down)	I _{IH(sd)2}	_	-0.35	_	mA	$Vi = -3.5V, V_{DS} = 0$
Shut down temperature	T_{sd}	_	175		°C	Channel temperature
Gate operation voltage	V _{OP}	-3.5	_	-13	V	

Electrical Characteristics ($Ta = 25^{\circ}C$)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Drain current	I _{D1}	- 7	_	_	Α	$V_{GS} = -3.5V, V_{DS} = -2V$
Drain current	I _{D2}	_	_	-10	mA	$V_{GS} = -1.2V, V_{DS} = -2V$
Drain to source breakdown voltage	$V_{(BR)DSS}$	-60	_	_	V	$I_{D} = -10 \text{mA}, \ V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	-16	_	_	V	$I_{G} = -100 \mu A, V_{DS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	3	_	_	V	$I_G = 100 \mu A, V_{DS} = 0$
Gate to source leak current	I _{GSS1}	_	_	-100	μA	$V_{GS} = -8V$, $V_{DS} = 0$
	I _{GSS2}	_	_	- 50	μA	$V_{GS} = -3.5V, V_{DS} = 0$
	I _{GSS3}	_	_	– 1	μA	$V_{GS} = -1.2V, V_{DS} = 0$
	I _{GSS4}	_	_	100	μA	$V_{GS} = 2.4V, V_{DS} = 0$
Input current (shut down)	I _{GS(op)1}	_	-0.8	_	mA	$V_{GS} = -8V$, $V_{DS} = 0$
	I _{GS(op)2}	_	-0.35	_	mA	$V_{GS} = -3.5V, V_{DS} = 0$
Zero gate voltege drain current	I _{DSS}	_	_	-250	μΑ	$V_{DS} = -50 \text{ V}, V_{GS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	-1.1	_	-2.25	V	$I_{D} = -1 \text{mA}, V_{DS} = -10 \text{V}$
Static drain to source on state resistance	R _{DS(on)}	_	100	130	m	$I_D = -7.5A, V_{GS} = -4V$
Static drain to source on state	R _{DS(on)}	_	70	90	m	I _D = -7.5A
resistance						$V_{GS} = -10V^{Note3}$
Forward transfer admittance	y _{fs}	5	10	_	S	$I_{D} = -7.5A, V_{DS} = -10V$
Output capacitance	Coss	_	610	_	pF	$V_{DS} = -10V$, $V_{GS} = 0$
						f = 1 MHz
Turn-on delay time	t _{d(on)}	_	7.5	_	μs	$I_D = -7.5A, V_{GS} = -5V$
Rise time	t _r	_	36	_	μs	$R_L = 4$
Turn-off delay time	$t_{d(off)}$	_	32	_	μs	_
Fall time	t _f	_	29	_	μs	_
Body-drain diode forward	V_{DF}	_	-1.0	_	V	$I_F = -15A, V_{GS} = 0$
voltage						
Body-drain diode reverse	t _{rr}	_	200		ns	$I_F = -15A, V_{GS} = 0$
recovery time						diF/ dt =50A/μs
Over load shut down	t _{os1}	_	3.7	_	ms	$V_{GS} = -5V, V_{DD} = -12V$
operation time Note4	t _{os2}	_	1	_	ms	$V_{GS} = -5V, V_{DD} = -24V$


Note: 3. Pulse test

See characteristics curve of HAF1001.

^{4.} Include the time shift based on increasing of channel temperature when operate under over load condition.

Package Dimensions

Unit: mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

IITACHI

Hitachi, Ltd.

Semiconductor & IC DW Nippon Bidg., 2-5-2, Ohte-medti, Chilyode-ku, Tokyo 100, Jepan Tat Tokyo (03) 3270-2111

Hitechi Burope GmtH

Continental Buropa

Darneither Streiße 3

Fex: 703-3270-5109

For Jurther in forms I on write to:

Hitechi Americe, Ltd. Semiconductor & IC Div. 2000 Sierre Point Perkwey Brisbane, CA. 94005-4835 USA

Fax: 415-583-4207

D-85622 Feldkirchen München Tel: 415-589-8300 Tet 089-9-91 80-0 Fex: 089-9 29 30-00

Hitechi Burope Ltd. Bedronic Components Div. Nothern Burge Headquarters Whilebrook Fark Lower Clookhem Road Meiderhead Borkshire SL68YA

United Kingdom Tel: 01628-585000 Fex: 01628-585160 Hitedhi Asia Pta, Ltd. 45 Collyer Quey \$20-00 Hitechi Tower Snapore 049348 Tel: 535-2400 Fex: 535-1533

Hitechi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Firence Centre Herbour City, Centon Road Teim She Teul, Kowloon Hang Kong Fex: 27306074

Copyright @Hitschi, Ltd., 1997. All rights reserved. Printed in Japan.