

HN58S256A Series

32768-word × 8-bit Electrically Erasable and Programmable
CMOS ROM

HITACHI

ADE-203-692 (Z)
Preliminary
Rev. 0.0
Dec. 3, 1996

Description

The Hitachi HN58S256A is a electrically erasable and programmable EEPROM's organized as 32768-word × 8-bit employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 64-byte page programming function to make the write operations faster.

Features

- Single 2.2 to 3.6 V supply
- On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}
- Automatic byte write: 15 ms (max)
- Automatic page write (64 bytes): 15 ms (max)
- Fast access time: 150 ns (max)/200 ns (max)
- Low power dissipation: active: 10 mW/MHz, (typ)
standby: 36 μ W (max)
- \overline{Data} polling and Toggle bit
- Data protection circuit on power on/off
- Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10^5 erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Industrial versions (Temperature range:−40 to 85°C) are also available.

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.



HN58S256A Series

Ordering Information

Type No.	Access time	Package
HN58S256AT-15	150 ns	28-pin plastic TSOP (TFP-28DB)
HN58S256AT-20	200 ns	


Pin Arrangement



Pin Description

Pin name	Function
A0 to A14	Address input
I/O0 to I/O7	Data input/output
OE	Output enable
CE	Chip enable
WE	Write enable
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Mode Selection

Pin mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O
Read	V_{IL}	V_{IL}	V_{IH}	Dout
Standby	V_{IH}	\times^2	\times	High-Z
Write	V_{IL}	V_{IH}	V_{IL}	Din
Deselect	V_{IL}	V_{IH}	V_{IH}	High-Z
Write inhibit	\times	\times	V_{IH}	—
		V_{IL}	\times	—
Data polling	V_{IL}	V_{IL}	V_{IH}	Data out (I/O7)

Notes: 1. Refer to the recommended DC operating condition.

2. \times = Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage ^{*1}	V _{CC}	–0.6 to +4.6	V
Input voltage ^{*1}	V _{IN}	–0.5 ^{*2} to +4.6 ^{*4}	V
Operationg temperature range ^{*3}	T _{OPR}	0 to +70	°C
Storage temperature range	T _{STG}	–55 to +125	°C

Notes: 1. With respect to V_{SS}
 2. V_{IN} min = –3.0 V for pulse width ≤ 50 ns
 3. Including electrical characteristics and data retention
 4. Should not exceed V_{CC} + 1.0 V.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.2	3.0	3.6	V
Input voltage	V _{IL}	–0.3 ^{*1}	—	0.4	V
	V _{IH}	V _{CC} × 0.7	—	V _{CC} + 0.3 ^{*2}	V
Operating temperature	T _{OPR}	0	—	70	°C

Notes: 1. V_{IL} min: –1.0 V for pulse width ≤ 50 ns.
 2. V_{IH} max: V_{CC} + 1.0 V for pulse width ≤ 50 ns.

DC Characteristics (Ta = 0 to +70 °C, V_{CC} = 2.2 to 3.6 V)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	2	μA	V _{CC} = 3.6 V, V _{IN} = 0 to 3.6 V
Output leakage current	I _{LO}	—	—	2	μA	V _{CC} = 3.6 V, V _{OUT} = 3.6/0.4 V, CE = V _{IH} , V _{IN} = 0 to 3.6 V
V _{CC} current (standby)	I _{CC1}	—	—	10	μA	CE = V _{CC}
	I _{CC2}	—	—	500	μA	CE = V _{IH}
V _{CC} current (active)	I _{CC3}	—	—	8	mA	I _{OUT} = 0 mA, Duty = 100%, Cycle = 1 μs at V _{CC} = 3.6 V
		—	—	12	mA	I _{OUT} = 0 mA, Duty = 100%, Cycle = 150 ns at V _{CC} = 3.6 V
Output low voltage	V _{OL}	—	—	0.4	V	I _{OL} = 1.0 mA
Output high voltage	V _{OH}	V _{CC} × 0.8	—	—	V	I _{OH} = –100 μA

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance ^{*1}	Cin	—	—	6	pF	Vin = 0 V
Output capacitance ^{*1}	Cout	—	—	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70 °C, V_{CC} = 2.2 to 3.6 V)**Test Conditions**

- Input pulse levels: 0.4 V to 1.9 V (V_{CC} ≤ 2.7V), 0.4V to 2.4 V (V_{CC} > 2.7 V)
- Input rise and fall time: ≤ 5 ns
- Input timing reference levels: 0.8, 1.8 V
- Output load: 1TTL Gate +100 pF
- Output reference levels: 1.1 V, 1.1 V (V_{CC} ≤ 2.7V),1.5 V, 1.5 V (V_{CC} > 2.7 V)

Read Cycle

HN58S256A


-15		-20	
Parameter	Symbol	Min	Max
Address to output delay	t _{ACC}	—	150
CE to output delay	t _{CE}	—	150
OE to output delay	t _{OE}	10	80
Address to output hold	t _{OH}	0	—
OE (CE) high to output float ^{*1}	t _{DF}	0	100

-20			
Parameter	Symbol	Min	Max
Address to output delay	t _{ACC}	—	200
CE to output delay	t _{CE}	—	200
OE to output delay	t _{OE}	10	100
Address to output hold	t _{OH}	0	—
OE (CE) high to output float ^{*1}	t _{DF}	0	100

Unit	Test conditions
ns	CE = OE = V _{IL} , WE = V _{IH}
ns	OE = V _{IL} , WE = V _{IH}
ns	CE = V _{IL} , WE = V _{IH}
ns	CE = OE = V _{IL} , WE = V _{IH}
ns	CE = V _{IL} , WE = V _{IH}

Notes: 1. t_{DF} is defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

Read Timing Waveform




Write Cycle

Parameter	Symbol	Min ^{*1}	Typ	Max	Unit	Test conditions
Address setup time	t_{AS}	0	—	—	ns	
Address hold time	t_{AH}	150	—	—	ns	
CE to write setup time (\overline{WE} controlled)	t_{CS}	0	—	—	ns	
CE hold time (\overline{WE} controlled)	t_{CH}	0	—	—	ns	
WE to write setup time (CE controlled)	t_{WS}	0	—	—	ns	
WE hold time (CE controlled)	t_{WH}	0	—	—	ns	
OE to write setup time	t_{OES}	0	—	—	ns	
OE hold time	t_{OEH}	0	—	—	ns	
Data setup time	t_{DS}	150	—	—	ns	
Data hold time	t_{DH}	0	—	—	ns	
WE pulse width (\overline{WE} controlled)	t_{WP}	200	—	—	ns	
CE pulse width (CE controlled)	t_{CW}	200	—	—	ns	
Data latch time	t_{DL}	200	—	—	ns	
Byte load cycle	t_{BLC}	0.4	—	30	μs	
Byte load window	t_{BL}	100	—	—	μs	
Write cycle time	t_{WC}	—	—	15 ^{*2}	ms	
Write start time	t_{DW}	0 ^{*3}	—	—	ns	


Notes: 1. Use this device in longer cycle than this value.


- t_{WC} must be longer than this value unless polling techniques is used. This device automatically completes the internal write operation within this value.
- Next read or write operation can be initiated after t_{DW} if polling techniques is used.

Byte Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)




Byte Write Timing Waveform (2) ($\overline{\text{CE}}$ Controlled)




Page Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)

Note: 1. A6 through A14 are page address and these address are latched at the first falling edge of $\overline{\text{WE}}$.

Page Write Timing Waveform (2) ($\overline{\text{CE}}$ Controlled)

Note: 1. A6 through A14 are page address and these address are latched at the first falling edge of $\overline{\text{CE}}$.


Data Polling Timing Waveform




Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Toggle bit Waveform



Software Data Protection Timing Waveform (1) (in protection mode)



Software Data Protection Timing Waveform (2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling

Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

\overline{WE} , \overline{CE} Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 10^4 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.


To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode.

Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data Protection at V_{CC} On/Off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

(1) Protection by \overline{CE} , \overline{OE} , \overline{WE}

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

\overline{CE}	V_{CC}	\times	\times
\overline{OE}	\times	V_{SS}	\times
\overline{WE}	\times	\times	V_{CC}

\times : Don't care.

V_{CC} : Pull-up to V_{CC} level.

V_{SS} : Pull-down to V_{SS} level.

3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits. This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.

Address	Data
5555	AA
↓	↓
2AAA	55
↓	↓
5555	A0
↓	↓
Write address	Write data } Normal data input

Software data protection mode can be cancelled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the cancelling cycle, the data cannot be written.

Address	Data
5555	AA
↓	↓
2AAA	55
↓	↓
5555	80
↓	↓
5555	AA
↓	↓
2AAA	55
↓	↓
5555	20


The software data protection is not enabled at the shipment.

Note: There are some differences between Hitachi's and other company's for enable/disable sequence of software data protection. If there are any questions , please contact with Hitachi sales offices.

Package Dimensions

HN58S256AT Series (TFP-28DB)

Unit: mm



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan

Tel: Tokyo (03) 3270-2111

Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.

Semiconductor & IC Div.

2000 Sierra Point Parkway

Brisbane, CA. 94005-1835

U S A

Tel: 415-589-8300

Fax: 415-583-4207

Hitachi Europe GmbH

Electronic Components Group

Continental Europe

Dornacher Straße 3

D-85622 Feldkirchen

München

Tel: 089-9 91 80-0

Fax: 089-9 29 30 00

Hitachi Europe Ltd.

Electronic Components Div.

Northern Europe Headquarters

Whitebrook Park

Lower Cookham Road

Maidenhead

Berkshire SL6 8YA

United Kingdom

Tel: 0628-585000

Fax: 0628-778322

Hitachi Asia Pte. Ltd.

16 Collyer Quay #20-00

Hitachi Tower

Singapore 0104

Tel: 535-2100

Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.

Unit 706, North Tower,

World Finance Centre,

Harbour City, Canton Road

Tsim Sha Tsui, Kowloon

Hong Kong

Tel: 27359218

Fax: 27306071

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Dce. 3, 1996	Initial issue		