

Integrated Device Technology, inc.

# CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

IDT7133S/L IDT7143S/L

#### **FEATURES:**

- · High-speed access
  - Military: 55/70/90ns (max.)
- Commercial: 45/55/70/90ns (max.)
- · Low-power operation
- IDT7133/43S

Active: 375mW (typ.)

Standby: 5mW (typ.)

— IDT7133/43L

Active: 375mW (typ.) Standby: 1mW (typ.)

- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- · Battery backup operation-2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in 68-pin ceramic or plastic PGA, LCC, PLCC, and Flatpack
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7133/7143 are high-speed 2K x 16 dual-port static

RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 375mW of power at maximum access times as fast as 45ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 1mW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed on a 68-pin ceramic or plastic PGA, 68-pin LCC, 68-pin flatpack, and 68-pin PLCC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.





GEMOS # a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

©1990 Integrated Device Technology, Inc.


7.10

DSC-1033

MILITARY AND COMMERCIAL TEMPERATURE RANGES

### **PIN CONFIGURATIONS**

T-46-23-12



LCC/PLCC/FLATPACK **TOP VIEW** 

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### PIN CONFIGURATIONS (Continued)

T-46-23-12

	51	50	48	46	44	42	40	38	36	
	A6L	A5L	A3L	A1L	BUSYL	CER	Aor	A <sub>2</sub> R	A4R	•
53	52	49	47	45	43	41	39	37	35	34
A8L	A7L	A4L	A2L	AoL	CEL	BUSYR	A1R	АзR	A5R	A <sub>6</sub> R
55	54		l	<u>L</u>	l				32	33
A10L	A9L								AsR	A7R
57	56								30	31
R/WLLB	ŌĒL								A10R	Agr
59	58								28	29
Vcc <sup>(1)</sup>	R/WLUB								R/Wale	ŌĒR
61	60				G68-1 &				26	27
I/O1L	I/OoL			PG	68-1 (PPC	GA)			GND <sup>(2)</sup>	R/WRUB
63	62	1							24	25
I/O3L	l/O2L	}							VO 14R	I/O 15R
65	64	1		22	23					
I/Osl	I/O4L								VO 12R	I/O 13R
67	66	1							20	21
1/O7L	I/O6L								I/O 10R	VO11R
68	1	3	5	7	9	11	13	15	18	19
I/OaL	I/O9L	I/O <sub>11</sub> L	I/O 13L	I/O 15L	GND <sup>(2)</sup>	I/O1R	I/O3R	I/Osn	I/O 8R	I/O9R
	2	4	6	8	10	12	14	16	17	
_	I/O 10L	I/O 12L	I/O 14L	Vcc <sup>(1)</sup>	I/Oor	VO2R	VO4R	I/O6R	I/O7R	
ator A	В	С	D	E	F	G	Н	J	K	L L
			PGA T	OP VIEV	/ (Ceram	ic or Pla	stic)			2699 drw 03

- 1. Both Vcc pins must be connected to the supply to assure reliable operation.
  2. Both GNO pins must be connected to the supply to assure reliable operation.
  3. UB = Upper Byte, LB = Lower Byte.

IDT7133S/L, IDT7143S/L CMOS DUAL-PORT RAMS 32K (2K x 16-BIT) MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	2.0	2.0	W
ЮИТ	DC Output Current	50	50	mA

#### NOTE:

Control of the state of the sta

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CiN	Input Capacitance	Vin = 0V	11	pF
Соит	Input/Output Capacitance	Vvo = 0V	11	рF

#### NOTE:

1. This parameter is determined by device characterization but is not production tested.

#### **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2699 tbl 03

2699 fol 04

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = 5.0V ± 10%)

T-46-23-12

Symbol Parameter Test		Min.	Max.	Min.	Max.	Unit
Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc		10	I —	5	μА
Output Leakage Current	CE = ViH, Vout = 0V to Vcc	_	10	l –	. 5	μА
Output Low Voltage (I/Oo-I/O15)	IOL = 4mA		0.4		0.4	٧
Open Drain Output Low Voltage (BUSY)	IOL = 16mA	_	0.5		0,5	V,
Output High Voltage	Юн = -4mA	2.4	_	2.4		V
	Input Leakage Current Output Leakage Current Output Low Voltage (I/Oo-I/O15) Open Drain Output Low Voltage (BUSY)	Input Leakage Current  Output Leakage Current  Output Leakage Current  Output Low Voltage (I/Oo-I/O15)  Open Drain Output Low Voltage (BUSY)  VCC = 5.5V, VIN = 0V to VCC  IOL = 4mA  IOL = 16mA	DT7   Parameter   Test Conditions   Min.	Input Leakage Current	DT7143S   EDT7	Parameter         Test Conditions         Min.         Max.         Min.         Max.           Input Leakage Current         Vcc = 5.5V, Vin = 0V to Vcc         —         10         —         5           Output Leakage Current         CE = ViH, Vour = 0V to Vcc         —         10         —         5           Output Low Voltage (I/Oo-I/O15)         IoL = 4mA         —         0.4         —         0.4           Open Drain Output Low Voltage (BUSY)         IoL = 16mA         —         0.5         —         0.5

#### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(3) (Vcc = 5.0V ± 10%)

		Test			IDT714	33x45 <sup>(1)</sup> 43x45 <sup>(1)</sup>	IDT71	33x55 43x55	IDT71	133x70 143x70	IDT71	33x90 43x90	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Uni
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S	<u> </u>	-	75 75	280 260	75 75	260 240	75 75	260 240	m/
	(Both Ports Active)	f = fMAX <sup>(4)</sup>	COM'L	S L	_	260 240	75 75	240 220	75 75	240 220	75 75	235 215	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH  f = fMAX <sup>(4)</sup>	MIL.	S	_	_	25 25	80 70	25 25	75 65	25 25	75 65	m
	Level Inputs)		COM'L	S L	_	75 65	25 25	70 60	25 25	70 60	25 25	65 55	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH  f = fMAx <sup>(4)</sup>	MIL.	S	_	_	50 50	180 160	50 50	170 150	50 50	170 150	m
	Level Inputs)	Active Port Outputs Open	COM'L	S L	1 1	160 140	50 50	150 130	50 50	150 130	50 50	145 125	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S _L	-	11	30 10	30 10	1 0.2	30 10	1 0.2	30 10	m
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L	S L	_	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 - 4	
ISB4	Full Standby Current (OnePort — All CMOS Level Inputs	One Port CEL or CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or	MIL.	S	+		45 40	170 150	45 40	160 140	45 40	155 135	m
	f ≈ 0 <sup>(5)</sup> )	VIN ≤ 0.2V Active Port Outputs	COM'L	S	_	150	45	140	45	140	45	135	1
		Open, $f = f_{MAX}^{(4)}$		L	_	130	40	120	40	120	·40	115	



Control of the same of the sam

- 1. 0°C to +70°C temperature range only.
- Vcc = 5V, TA = +25°C.
   "x" in part number indicates power rating (S or L).
- 4. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tRc, and using "AC Test Conditions" of input leveis of GND to 3V.

  5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

7.10

MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT7133S/L, IDT7143S/L CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

				IDT713	3/IDT7143		
Symbol	Parameter	Test Condi	tion	Min.	Max.	Unit	
Vor	Vcc for Data Retention	Vcc = 2V		2.0		V	
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	4000	μА	
		Vin ≥ VHC or ≤ VLC	COM'L.	_	1500	1	
tcoa <sup>(3)</sup>	Chip Deselect to Data Retention Time			0		ns	
tR <sup>(3)</sup>	Operation Recovery Time	=		tRC <sup>(2)</sup>	_	ns	
1LI <sup>(3)</sup>	Input Leakage Current	7	Ì	_	2	μА	

#### NOTES:

- 1. VCC = 2V, TA = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### LOW VCC DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2699 tol




Figure 1. Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig




Figure 3. BUSY Output Load (IDT7133 only)

7.10

6

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**


T-46-23-12

			IDT7133S/L45 <sup>(2)</sup> IDT7143S/L45 <sup>(2)</sup>		IDT7133S/L55 IDT7143S/L55		3S/L70 3S/L70	IDT7133S/L90 IDT7143S/L90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									•
tRC	Read Cycle Time	45	_	55	_	70		90	<b> </b>	ns
taa	Address Access Time		45	_	55		70		90	ns
tACE	Chip Enable A∝ess Time		45	-	55	_	· 70	-	90	ns
tAOE	Output Enable Access Time	_	30	_	35	_	40	_	40	ns
ton	Output Hold from Address Change	0	_	0	_	0	_	10	_	ns
tLZ	Output Low Z Time <sup>(1, 3)</sup>	0	_	5		5		5		ns
tHZ	Output High Z Time <sup>(1, 3)</sup>	_	20	_	20	I —	25		25	ns
tPU	Chip Enable to Power Up Time <sup>(3)</sup>	0		0		0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(3)</sup>		50		50		50		50	ns


- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 0°C to +70°C temperature range only.
   This parameter is guaranteed but not tested.

2699 tol 09

# TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



# TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



#### NOTES:

- 1. R/W is high for Read Cycles.
- Device is continuously enabled,  $\overline{CE} = VIL$ .
- Addresses valid prior to or coincident with  $\overline{CE}$  transition low.  $\overline{OE} = VIL$ .

IDT7133S/L, IDT7143S/L CMOS DUAL-PORT RAMS 32K (2K x 16-BIT) MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		IDT7133S/L45 <sup>(2)</sup> IDT7143S/L45 <sup>(2)</sup>		IDT7133S/L55 IDT7143S/L55		IDT7133S/L70 IDT7143S/L70		IDT7133S/L90 IDT7143S/L90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
WRITE C	YCLE									<u></u>
twc	Write Cycle Time <sup>(4)</sup>	45		55	_	70	_	90	_	ns
tEW	Chip Enable to End of Write	30		40		50		85		ns
taw	Address Valid to End of Write	30	_	40		50	_	85		ns
tas	Address Set-up Time	0		0		0		0		ns
twp	Write Pulse Width <sup>(6)</sup>	30	_	40		50		55		ns
twn	Write Recovery Time	5	-	0	_	0	_	0		ns
tow	Data Valid to End of Write	15	_	20		25		30	_	ns
tHZ	Output High Z Time <sup>(1, 3)</sup>	Τ	20	_	20	_	25		25	ns
tDH	Data Hold Time <sup>(5)</sup>	5	_	5	_	5	_	5		ns
twz	Write Enable to Output in High Z <sup>(1, 3)</sup>		20	_	20	_	25		25	ns
tow	Output Active from End of Write <sup>(1, 3, 5)</sup>	5	_	5	_	5		5		ns
			_							

NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3). 0°C to +70°C temperature range only.

This parameter is guaranteed but not tested.
For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.

- The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
   Specified for OE at high (refer to \*Timing Waveform of Write Cycle\*, Note 7).

#### **AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

			3S/L45 <sup>(1)</sup> 3S/L45 <sup>(1)</sup>		3S/L55 3S/L55		3S/L70 3S/L70	IDT7133S/L90 IDT7143S/L90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (FOR MASTER IDT7133)									
tBAA	BUSY Access Time to Address	_	45	_	50		55		55	ns
tBDA	BUSY Disable Time to Address	_	40	_	40		45		45	ns
tBAC	BUSY Access Time to Chip Enable		30		35	_	35	-	45	ns
tBDC	BUSY Disable Time to Chip Enable	_	25	_	30		30		45	ns
twoo	Write Pulse to Data Delay <sup>(2)</sup>	_	80	_	80	_	90	_	100	ns
IDDD	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	55	_	55		70	_	90	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 4	_	Note 4	_	Note 4		Note 4	ns
taps	Arbitration Priority Set Up Time <sup>(4)</sup>	5	_	5	_	5	-	10	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)				··	·	·	L		-
twB	Write to BUSY <sup>(5)</sup>	0	_		_	0	_	0	Γ-	ns
twH	Write Hold After BUSY <sup>(6)</sup>	30		30		30		30	_	ns
twoo	Write Pulse to Data Delay <sup>(7)</sup>		80		80	_	90	_	100	ns
IDDD	Write Data Valid to Read Data Delay <sup>(7)</sup>		55	_	55	_	70		90	ns

#### NOTES:

- O°C to +70°C temperature range only.

  Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)"

  IBDD is calculated parameter and is greater of 0, twoo two (actual) or tboo tow (actual).

  To ensure that the earlier of the two ports wins.


- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAM cells from writing port to reading port, refer to \*TIMING WAVEFORMOF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)\*

2699 tol 10


IDT7133S/L, IDT7143S/L CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 3, 7)



# WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1, 2, 3, 5)



- OTES:

  PW or CE must be high during all address transitions.

  A write occurs during the overlap (tew or twp) of a low CE and a low R/W.

  twn is measured from the earlier of CE or R/W going high to the end of write cycle.

  During this period, the I/O pins are in the output state, and input signals must not be applied.

  If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.

  Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.


  If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two. be as short as the specified two.

  8. RVW for either upper or lower byte.

IDT7133S/L, IDT7143S/L CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

# TIMING WAVEFORM OF READ WITH BUSY (1, 2, 3) (For MASTER IDT7133)




#### NOTES:

- To ensure that the earlier of the two ports wins.

  Write cycle parameters should be adhered to in order to ensure proper writing.

  Device is continuously enabled for both ports.
- OE at LO for the reading port.


# TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1, 2, 3)</sup> (For SLAVE IDT7143)



#### NOTES:

- Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
   Write cycle parameters should be adhered to in order to ensure proper writing.
   Device is continuously enabled for both ports.

# TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)




2699 dry 12


IDT7133S/L, IDT7143S/L CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES


# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION CEL VALID FIRST:



# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> LEFT ADDRESS VALID FIRST:



#### **RIGHT ADDRESS VALID FIRST:**



NOTE: 1. CEL = CER = VIL

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### **FUNCTIONAL DESCRIPTION:**

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in Table 1.

#### ARBITRATION LOGIC, **FUNCTIONAL DESCRIPTION:**

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before CE, on-chip control logic arbitrates between CEL and CER for

access; or (2) if the CEs are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

#### DATA BUS WIDTH EXPANSION. MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dualport RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TABLE I - NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

	LEF	T OR RI	GHT PC	)RT <sup>(1)</sup>			
R/WLB	R/W∪B	CE	ŌĒ	I/O <sub>0-7</sub>	I/O8-15	Function	
Х	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4	
X	X	Н	Х	Z	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3	
Ĺ	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory <sup>(2)</sup>	
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory <sup>(2)</sup> , Data in Memory Output on Upper Byte <sup>(3)</sup>	
н	L	L	L	DATAOUT	DATAIN	Data in Memory Oulput on Lower Byte <sup>(3)</sup> , Data on Upper Byte Written into Memory <sup>(2)</sup>	
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory <sup>(2)</sup>	
Н	L	Ļ	Н	Z	DATAIN	Data on Upper Byte Written into Memory <sup>(2)</sup>	
Н	Н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte	
н	Н	L	Н	Z	Z	High Impedance Outputs	

NOTES:

AoL - AloL ≠ AoR - AloR If BUSY = LOW, data is not written.

If BUSY = LOW, data may not be valid, see twoo and tooo timing

4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Byte

2699 tol 12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### **TABLE II — ARBITRATION**

T-46-23-12

LEFT	PORT	RIGHT	PORT	FLAGS <sup>(1)</sup>							
CEL	Aol - Aiol	CER	Aor - Ator	BUSYL	BUSYR	Function					
Н	Х	н	Х	Н	Н	No Contention					
L	Any	Н	Х	Н	Н	No Contention					
Н	Х	L	Any	н	Н	No Contention					
L	≠ A0R - A10R	L	≠ A0L - A10L	н	Н	No Contention					
ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH											
L	LV5R	L	LV5R	н	L	L-Port Wins					
L	RV5L	L	RV5L	L	н	R-Port Wins					
L	Same	<u>L</u>	Same	Н	L	Arbitration Resolved					
L	Same	L	Same	L	н	Arbitration Resolved					
CE ARBITRATION WITH ADDRESS MATCH BEFORE CE											
LL5R	= AOR - A10R	LL5R	= AoL - A10L	Н	L	L-Port Wins					
RL5L	# AOR - A10R	RL5L	= A0L - A10L	L	н	R-Port Wins					
LW5R	= A0R - A10R	LW5R	= A0L - A10L	Н	L	Arbitration Resolved					
LW5R	= A0R - A10R	LW5R	= A0L - A10L	L	н	Arbitration Resolved					


NOTES:

LV5R = Left Address Valid ≥ 5ns before right address RV5L = Right Address Valid ≥ 5ns before left address

Same = Left and Right Address match within 5ns of each other

LL5R = Left CE = LOW ≥ 5ns before Right CE RL5L = Right CE = LOW ≥ 5ns before Left CE LW5R = Left and Right CE = LOW within 5ns of each other

#### 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTES:

1. No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).

2699 tol 12

<sup>1.</sup> H = HIGH, L = LOW, X = Don't Care

IDT7133S/L, IDT7143S/L

BAE D

4825771 0006656 T MM IDT

T-46-23-12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

#### **ORDERING INFORMATION**

