



PowerPC EM603e and 603e

Microprocessors optimized for embedded applications

Highlights

PowerPC EM603e' and 603e family processors are 32-bit implementations of the PowerPC Reduced Instruction Set Computer (RISC) microprocessor family. They offer high clock frequency and efficient throughput driven by five execution units and the ability to issue and retire two instructions per clock. Although all models provide industry-leading value because of a low-cost manufacturing process, EM603e models can provide even greater value in applications which do not need floating-point functionality.

All PowerPC EM603e and 603e processors are price-positioned and functionally optimized for the high-end embedded market, making them ideal for networking and communications applications.

Summary of Features:

Power Management Unit

- Low-power design
- Dynamic power management
- Doze, nap, and sleep power savings modes
- 3.3V or 2.5V core power supply available

Instruction Fetching & Branch Unit

- 6-instruction prefetch queue
- Static branch prediction

Dispatch Unit

- Dispatches 2 instructions per cycle
- 4-stage pipeline: Fetch, Dispatch, Execute, and Complete

Load/Store Unit

- One cycle cache access
- Executes cache and TLB instructions
- Alignment and number denormalization
- Hit under reload instruction

Fixed-Point Execution Unit

- One cycle add, subtract, shift, or rotate
- Hardware multiply and divide
- Thirty-two, 32-bit General Purpose Registers

Floating-Point Execution Unit (PowerPC 603e only)

- Optimized for single-precision multiply/add
- IEEE-754 standard single-and doubleprecision floating point arithmetic
- Thirty-two, 64-bit Floating Point Registers

System Unit

- Executes condition register logical, special register transfer, and other system instructions
- Executes integer add/compare instructions

Memory Management Unit

- 52-bit virtual and 32-bit real addressing
- 8 Block Address Translation registers
- 64-entry, 2-way data and instruction TLB
- Fast-trap mechanism for software reload TLB

Cache Unit


- 16K, 4-way set associative instruction cache
- 16K, 4-way set associative data cache
- 3-state hardware coherency (MEI); compatible with four-state MESI protocol
- Physically tagged and addressed
- Copy-back data cache
- Hardware support for data coherency

Bus Interface Unit


- General purpose interface for a wide range of system configurations
- 32-bit address and selectable 64- or 32-bit data bus
- Powerful diagnostic and test interface through the Common On-Chip Processor (COP) and IEEE 1149.1 (JTAG) interface
- Parity checking on bus
- Fast reset due to Level Sensitive Scan Design (LSSD)
- Bi-Endian operation

PowerPC EM603e and 603e Specifications

Processor Speed		100, 166 and 200 MHz
Technology	100 MHz 166 MHz 200 MHz	0.5 μ m/0.46 μ m L $_{\rm eff}$, CMOS, 4 levels metal 0.35 μ m/0.25 μ m L $_{\rm eff}$, CMOS, 5 levels metal 0.35 μ m/0.18 μ m L $_{\rm eff}$, CMOS, 5 levels metal
Die Size	100 MHz 166/200 MHz	8.4 mm x 11.67 mm (98 mm ²) 7.5 mm x 10.5 mm (79 mm ²)
Performance (est.)	166 MHz (603e) 166 MHz (EM603e 200 MHz (603e)	120 SPECint92, 105 SPECfp92 c) 120 SPECint92, or 135 Dhrystone 2.1 MIPS 4.1 SPECint95, 3.0 SPECfp95 c) 4.1 SPECint95, or 225 Dhrystone 2.1 MIPS 5.1 SPECint95, 3.7 SPECfp95 c) 5.1 SPECint95, or 271 Dhrystone 2.1 MIPS
CPU Bus Ratio	100 MHz 166/200 MHz	1x, 1.5x, 2x, 2.5x, 3x, 3.5x, 4x 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x
Signal I/Os		165
Power Supply	100 MHz 166/200 MHz	3.3V +/- 5% I/O, 3.3V +/- 5% Core 3.3V +/- 5% I/O, 2.5V +/- 5% Core
Power Dissipation (est.)	100 MHz 166 MHz 200 MHz	3.2W Typical 3.0W Typical 4.0W Typical
Temperature Range		0°C to 105°C
Packaging	100/166/200 MHz 100 MHz	255-pin CBGA 240-pin PQFP



PowerPC EM603e and 603e Block Diagram



International Business Machines Corporation 1998
Printed in the United States of America
1-98

All Rights Reserved

- Indicates a trademark or registered trademark of the International Business Machines Corporation.
- ** All other products and company names are trademarks or registered trademarks of their respective holders.

The information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBMs product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All the information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED INTHIS DOCUMENT IS PROVIDED ON AN"AS IS" BASIS. In no event will IBM be liable for any damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-6531

The IBM home page can be found at: http://www.ibm.com

The IBM Microelectronics Division home page can be found at:

http://www.chips.ibm.com



GK 21_0262_00