

PSK Modulator/Demodulator

GENERAL DESCRIPTION

Each of these devices provide the modulator and demodulator for phase-shifted keyed modulated signals. The devices have an on-chip digital-to-analog converter, allowing digital external programming of Bell 212A, CCITT V.22 or V.26 functions.

The XR-2123 provides the modulator and demodulator functions. It is adequate for Bell 212A (1200 BPS only) and Bell 201 standards. The XR-2123 requires a synchronous-to-asynchronous converter and scrambler-descrambler for the digital portion of the modem for 212A applications. Level shifters and filtering is required for the analog portion.

The XR-2123A provides the ± 7 Hz carrier capture range needed for V.22 and V.26. It is externally identical to the XR-2123.

The XR-2123 and XR-2123A utilize CMOS technology for power operation while providing single 5 volt operation. Both devices come in a 28 pin DIL pin package in either plastic or ceramic.

FEATURES

Single +5 Volt Operation
Low Power Consumption (typ. 10 mw)
1200 BPS Full Duplex
2400 BPS Half Duplex
Programmable for US or European Standards (CCITT)
Dibit PSK (DPSK) Operation
Cyrstal Controlled
Synthesized Sine Wave Modulator Output
Adjustable Modulator Output Amplitude
Input Protection

APPLICATIONS


Bell Standard 201 or 212A Modems CCITT Standard V.22 or V.26 Modems

ABSOLUTE MAXIMUM RATINGS

Power Supply	5.5 V
Power Dissipation	1.0 W
Derate Above 25°C	5 mW/°C
Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 150°C
All Input Voltage	-0.5 V to (V _{DD} + 0.5 V)
DC Current Into Any Input*	±1 mA

*Please note that with polysilicon gate inputs, the maximum voltage rating at any pin may be reached before the absolute maximum current of the input is reached. Caution should be used:

FUNCTIONAL BLOCK DIAGRAMS



ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-2123CN	Ceramic	0°C to +70°C
XR-2123CP	Plastic	0°C to +70°C
XR-2123ACN	Ceramic	0°C to +70°C
XR-2123ACP	Plastic	0°C to +70°C

SYSTEM DESCRIPTION

The XR-2123 and XR-2123A provide the complete modulation and demodulation of DPSK modem systems. The modulator transmits a sampled sine wave in dibit phase-shifted keyed format (DPSK). The phase shifts and carrier frequencies are controlled with logic inputs. With these controls, a Bell 212A/CCITT V.22 or a Bell 201/CCITT V.26 can be created.

The XR-2123 and XR-2123A require a separate scrambler/descrambler and synchronous-to-asynchronous converter.


ELECTRICAL CHARACTERISTICS

Test Conditions: $V_{DD} = +5V$, $V_{SS} = 0V$, $T_i = 0^{\circ}C$ to $70^{\circ}C$

Digital Inputs: RXS, MOC, CCL, RTS, ANS, TDA, RTE, COD V22, TXC, BAC, SYN, NSYLSD

Digital Outputs: C22, RBA, RXD, QUA, TBA, 4CR, TTG, RBY, RXC

SYMBOL	PARAMETERS	MIN.	TYP.	MAX.	UNIT	CONDITIONS
VOL	Output Low Voltage			0.5	V	I _{OL} = 1.6 mA
V _{ОН}	Output High Voltage	4.4			V	I _{OH} = 1.0 mA
٧١٢	Input Low Voltage	-0.5		1.1	V	
V _{IH}	Input High Voltage	3.5		5	٧	
¹1L	Input Leakage Current		1 µ A		рΑ	
l DD	Power Supply Current		2.5	4	mA	
C _I	Input Capacitance					
ι _R	Low to High Logic Transition Time		20		ns	C _L = 10 pF
ıŁ	High to Low Logic Transition Time		20		ns	C _L = 10 pF
VTXS	Transmitted Carrier Signal Level		.9		dBm	VPIN 11 = 1 V



3-97

THEORY OF OPERATION

A system using a XR-2123 or XR-2123A would require both additional analog and digital circuitry. The digital circuitry required for the XR-2123, XR-2123A is a scrambler/descrambler which is a pseudo-random pattern generator. Figure 1 showns a hardware approach of doing the scrambler/descrambler. If the modem is intended to be operated asynchronously, a synchronous-to-asynchronous converter is needed. With the XR-2123 or XR-2123A the XR-2125 can be used. If additional features are desired, a microprocessor can be used to implement both the scrambler/descrambler and the synchronous-to-asynchronous converter.

A counter circuit is needed to provide the baud clock (BAC), which needs to be synchronized with the 4.608 MHz master clock {MOC}.


The analog portion of the modem circuit consists of two parts, the bit carrier recovery and the baud carrier recovery. The bit carrier occurs at either 1200 or 2400 Hz. A modem filter, such as the XR-2120, can be used to remove out-of-band signals. The signal is passed through an automatic gain control (AGC), and then through a level shifter. The signal from the level shifter is applied to Pin 3 of the XR-2123 or XR-2123A (RXS).

The baud carrier recovery is similar. After the AGC, the signal is applied to a precision full wave rectifier. The baud rate is always 600 Hz for Bell 212A (1200 BPS) or V.22.

By rectifying the signal, the 600 Hz carrier appears as an amplitude modulation. After the rectifier, the signal is applied to a 600 Hz bandpass filter with an approximate Q of 20. The phase shift through this portion is very important. It must be -180° of phase shift from input to output. This is to place the baud clock in the correct reference with the recovered bit carrier. This signal is then level-shifted and applied to Pin 26, SYN. Figure 2 shows the signals after the XR-2120 after the full wave precision rectifier, after the 600 Hz bandpass filter, and after the level-shifter. Figure 11 shows a typical application. The 8048 microprocessor performs the scrambler/descrambler function as well as the synchronous-to-asynchronous function. A copy of the software used to implement this function is available from EXAR

Bell 201/CCITT standard V.26 implementation with the XR-2123A requires an additional filter and a mixer stage in the analog portion. V.26/201 is a synchronous data transmission and does not require a synchronous-to-asynchronous converter. A scrambler/descrambler is also not required, making the digital portion of the modem circuit very simple. A counter circuit to divide down the 4.608 MHz clock (MOC) for the baud clock (BAC) is the only digital circuit needed.

The receive portion of the analog circuit will be discussed first. The received signal is filtered through an 1800 Hz bandpass filter with -3 dB points at 760 and 2860 Hz. This can be constructed with discrete components or with a pro-



3-98

grammable filter. After the filter, the signal is passed through an automatic gain control (AGC), A mixer is then used to bring the 1800 Hz received signal up to 9 kHz. This signal is filered through a 9 kHz bandpass filter. This filter should have a Q of approximately 9. The signal is limited and applied to Pin 3, RXS.

The baud carrier can be seen as a amplitude modulation on the 9 kHz signal. This is filtered off using a 1200 Hz bandpass filter. The Q of this filter should be approximately 2. The phase shift through this filter is very important. At 1200 Hz, the phase of the output referenced to the input should be -90° . After the 1200 Hz bandpass filter, the signal is applied to a level shifter and applied to Pin 26, SYN.

It should be noted that variation in uelay of the 9 kHz filter can affect the point at which the 1200 Hz filter should be tuned. If the delay of the 1200 Hz Amplitude Modulation Envelope occurs as shown in Figure 5, then a different amount of phase shift for the 1200 Hz would be needed. The most important point is that the phase shift by -180° after passing through both the 9 kHz and the 1200 Hz bandpass filters.

The transmit output, Pin 10, of the XR-2123 or XR-2123A requires a low pass filter with a -3 dB point of 3500 Hz. Either the XR-1015 low pass filter or a discrete component filter can be used.

Figure 3 shows the signal after the mixer, after the 9000 Hz filter and after the 1200 Hz filter. Figure 4 shows one method of utilizing the XR-2123A for a V.26/201 modern. To create the optional 75 baud reverse direction, the XR-2206 and XR-2211 can be used.




Figure 4. The above photograph shows the output of the mixer with a 01 pattern being received. The center trace shows the shift of the envelope after passing through the 9 kHz bandpass filter. Please note that the phase of the envelope has been shifted by approximately -270°. The lower trace shows the output of the 1200 Hz bandpass filter tuned to obtain the +90° phase shift for a total sum of -180°.




Figure 2. Showing received signal after the XR-2120, after full wave precision recitifier, after the 600 Hz bandpass filter, and after the level shifter.




Figure 3. Showing the output of the mixer, the output of the 9000 Hz filter, and the output of the 1200 Hz bandpass filter (baud clock recovery).




Figure 5. This photograph shows the typical group delay variation in the passband of the 9 kHz filter.




Figure 6. CCITT V.26 2400 BPS Modem Application Schematic

3-100

INTEGRA	TED CIRC	CUITS		RE	ESI	STORS					
B X C D D D X F G X K L X M	:R-2208 M-74193 :R-1489 M-339-N :R-4741 :R-4741 :R-1458 -7404	EXAR EXAR National EXAR Texas In EXAR EXAR EXAR EXAR Fairchild EXAR EXAR	struments	R1 R1	2 3 4 5 5 6 7 7 8 9 10 11 1 12	1.2K 2.2K 2.2K 2.2K 2.2K 2.2K 24K 24K 50K 50K 43.2K 1K POT	R23 R24 R25 R26 R27 R28 R29 R30 R31 R32	100K 10K 10K	R42 R43 R44 R45 R46 R47 R48 R50 R51 R52	10K 10K 10K 10K 5.76K 2.74K 2.61K 75K 7.87K 249K 120K	
C2 .0 C3 .0 C4 0	2 pf 0022 μf 033 μf 033 μf	C21 C22	.01 μf .001 μf .01 μf .01 μf .02 μf	R1 R1 R1 R1 R2	15 17 18 19 20	1K POT 1K POT 43.2K 43.2K 109K 109K 109K NSISTORS 2N4861	R35 R36 R37 R38 R39	29.1K 29.1K 500Ω POT 500Ω POT 500Ω POT 82.2K 82.2K	R56 R57 R58 R59	68K 1M 10K 4.7K 1K 6.8K	
C7 .0 C8 .0 C9 .0 C10 .1	033 μf 033 μf 033 μf Εμf	C25 C26 C27 C28	2 μf 10 μf .033 μf 1 μf .1 μ 4.7 μf		RA	NSFORMEF T2220 T2220	is		D101 D1 D2		
C12 .0 C13 .0 C14 .0 C15 .0 C16 .0 C17 .1	0033 µf 0033 µf 0033 µf 0033 µf 0033 µf	C30 C31 C32 C33 C34	1.1 μf 4.7 μf .1 μf 4.7 μf 4.7 μf .1 μf .0068 μf	J1		NECTOR RS232					

Figure 6A. V.26 2400 BPS Modern System Components List


Modulation


The data to be modulated is applied to Pin 17, TDA. This must be synchronized to the transmitter bit timing clock, Pin 22, TTG. This internally creates a dibit signal which then selects the amount of phase shift needed to be encoded properly. This is coherent phase modulation which means the only phase reference is the phase of the signal before the transition.

To encode the data, a counter, which accesses the digital-to-analog converter, is preset to a particular point depending on the phase change needed. Figure 7 shows four possible phase shifts with the four bit patterns (00, 01, 10, 11) and the ouput of the XR-2120 filter. It should be noted that the baud rate stays at 600 Hz whether in originate (2400 Hz carrier) or in answer mode (1200 Hz data carrier).

The amplitude of the transmitted signal is controlled by the TLV, transmitter level, Pin 11. This is a DC input, typically set for 0.8 VDC. The input draws approximately 15 μ A, and can be controlled with a resistor divider or a digital-to-analog converter for adapting to poor lines. Figure 8 shows the relationship between VTI V and VTXS.

Figure 7. TXS, Transmit Output — Output of 2120, Output of Limiter Receovered Baud Clock





3-102

Demodulation

The demodulator uses a pulse width measuring technique which compares the pattern received on RXS within the window set by the baud clock, applied to the synchronizer pin, SYN This is a coherent demodulation technique, so no reference phase is needed. The carrier clock, CCL, is used to time the widths of the received pulses. As it was shown in Figure 5, the phase changes produce a distinctive pulse pattern. The clock frequency applied to the carrier clock pin, CCL, is changed for each carrier frequency used. The greater the carrier frequency, the greater the carrier clock frequency.

The V,26 demodulation is the same internally. With a 1800 Hz bit carrier and a 1200 Hz phase carrier, only 1½ cycles of the 1800 Hz carrier exist within the window created by the baud clock. This does not provide enough pulses to provide an accurate measurement. Also, the baud clock is not easily recovered with the received waveform. When the received signal is mixed up to 9000 Hz, the phase carrier appears as an amplitude modulation. This can be easily detected with the full wave precision rectifier and a 1200 Hz bandpass filter. Figure 4 shows the typical signals seen at various points.

The quality pin, Pin 6, on the XR-2123A is error jitter of the phase-lock loop. It is latched so that it remains high a minimum of approximately 1 ms. This can be used as an indication of the quality of the line in use. If the quality pin is high often, the possibility of errors is greater.

The received bit timing clock is used to synchronize the data at Pin 5, RXD. This clock is found on Pin 24, RXC. Figure 9 shows the relationship between \overline{RXC} and RXD. If the XR-2125 was used, \overline{RXC} is tied to Pin 9, RXC IN, and RXD is tied to RXD IN, Pin 10.




Figure 9. Top Trace RXD, Bottom Trace RXC

PIN DESCRIPTIONS


Pin	Name	Description						
1	VDD	+5 V _{DC}	±0.25 V	•				
2	C22	Carrier clock for Bell 212/V.22. Toutput clock is used by the demolator for timing the pulse widths of received signal. When in the origin mode, the frequency of the pin 614.4 kHz. When the XR-2123 XR-2123A is set in the answer mothe frequency at this pin is 1.221 This allows the counter circuit in demodulator to arrive at the same tal count for a given baud rate. The pin is controlled by V.22, ANS, a COD pins on the device as shown.						
	V.22	ANS	COD	C.22				
1200 Hz	. 0	1	1	1.2288 MHz				
2400 Hz	. 0	1	0	0.61 44 MHz				
See Select M	1 lode	×	×	9600 Hz Mode				
		When V.22 is high, C.22 produces a 9600 Hz clock. This clock is not normally used for V.26 and is NOT applied to Pin 8, CCL.						
3	TXS	Received signal input. This is the received signal input after level shifting (0-5 V). This signal carries the bit data.						
4	RBA	Received baud timing. This output provides a clock at the baud rate chosen. For V.22 and Bell 212, it is at 600 Hz. For V.26, it is at 1200 Hz. It is derived from BAC and also phase locked to the signal applied to Pin 26, SYN.						
5	RXD	SYN. Received data. This output is the demodulated data from the signals applied to pins 3 and 26 (RXS and SYN respectively).						

3-103

			1		
6	QUA	The quality of demodulation. This pin shows the amount of error in the timing relationship between SYN and RBA. If the recovered baud carrier has too much noise, this pin will be high for a minimum of approximtely 1 ms. Please read the demodulation section of this data sheet for more detail.	11	TLV	Transmitter level. This input controls the amplitude of the transmitter output, Pin 10. It typically draws approximately 15 µA and can be adjusted using a resistor divider circuit. Although not critical, this input should be relatively free of any AC component since it will cause an amplitude modulation of the TXS output.
7	MOC	Modulator clock input. This is the master clock. For V.22, Bell 212A and V.26, this clock is 4.608 MHz.	12	RLD	Received data. This tells the terminal that the data to be transmitted has been received by the modem, It is at the baud rate of the mode the device
8	CCL	Carrier clock. This input is for the clock which measures the time that RXS, Pin 3, is high within one window. This input is always 512 times the received bit carrier. For example if fRXS = 1200 Hz fCCL = 614.4 kHz	RLO TDA		is set in. It is counted down from BAC, Pin 25. When RLD goes high, this marks the end of the dibit set.
		f _{RXS} = 2400 Hz f _{GCL} = 1.228 MHz		1 V 22::Bell 21 V 25::Bell 20	0 12A 180 Shift D18 270 Shift
		f _{RXS} = 9000 Hz f _{CCL} = 4.608 MHz		Fi	gure 10. RLD Timing
		For V.22 and Bell 212 applications, CCL is applied from the output C.22, Pin 2, of the device. When V.26 is needed, CCL is tied to the master clock, Pin 7. The received frequency of 9000 Hz for V.26 is explained in the demodulation section.	13	4CR	Four times the carrier frequency. This output is used for the V.26 mixer in the demodulator circuit. For V.22 and Bell 212A it is not used.
				V _{SS}	Ground.
9	TRM	Transmit mode. This output indicates the state of the modulator. When high, the device is transmitting. When low, carrier output is clamped. It is controlled by Pin 15, RTS. When RTS is low, TRM is high. When RTS is high, TRM is low.	15	RTS	Request to send. This input controls the transmitter output and the TRM, transmit mode output. The following chart describes the possibilities: RTS TRM TXS 0 1 carrier
10	TXS	Transmitted signal. This is the output of the internal digital-to-analog conver-			1 0 clamped to DC level
		ter. The modulated 8-level sine wave can be seen at this pin. This output is usually applied to the XR-2120 modem filter.	16	ANS	Answer tone. This input controls the frequency of the transmitter output. It is used along with $\overline{V.22}$ and COD. The details about using this pin is found under those two pins.
			17	TDA	Transmitted data. This input is where data to be transmitted is applied. It should be synchronized to the transmit clock, Pin 22, TTG. By comparing the data applied to this pin and Pin 12, RLD, the various phase shifts can be predicted for troubleshooting purposes.

18	RTE	22, the ½ w	TTG. Whi frequency hat is no	RXC, Pin 24, and Pin en set at a logic 1 level, at the two outputs is permally seen there. The a shows the dividers con-	23	ABY	Received byte timing. This output is a square wave at a frequency 16 times the received baud timing. It is not normally used.
		troll	ed by RTI	E.	24	RXC	Received bit timing. This output is synchronized to the recovered baud
19 20	COD $\overline{V22}$ V.22 mode	the mod	mode of ulator of	three inputs determine the modulator and de- the device. Also, with the 2100 Hz tone for			carrier. It is usually used to perform the asynchronous-to-synchronous conversion.
	ANS answer tone	hanc	Ishaking wing trut	can be created. The h table applies to these	25	BAC	Baud clock. This input is used to cre- ate the modulation and demodulation baud clock. Internal countdown cir- cuitry sets the baud rate at either
	<u>√.22</u>	ANS	COD	APPLICATION			600 Hz or 1200 Hz. For V.22/Bell 212A operation, a 307.2 kHz clock is applied to BAC. For V.26 operation,
	0	0	0	Transmit and receive at 2400 Hz (high ch.)			a 614.4 kHz clock is applied.
				This is for analog loop back.	26	SYN	Synchronization. This input is where the recovered baud carrier is applied. This clock is internally applied to a
	0	0	1	Transmit and receive at 1200 Hz (low ch.) This is for analog loop back.	į		phase lock loop which has BAC as the local oscillator. The error voltage is shown as the difference between RXC and RBA. This error output can be found on the quality pin,
	0	1	0	Transmit at 2400 Hz (high ch.) Receive at			QUA, Pin 6.
				1200 Hz (low ch.)	27	NSY	New synchronization. This input will force the received data output to a
	0	1	1	Transmit at 1200 Hz (Iow ch.) Receive at 2400 Hz (high ch.)			high state. The synchronization takes place when the $\overline{\text{NSY}}$ pin is changed from high to low.
	1	0	0	Answer Tone at	28	LSD	Line signal detector. When high, the
	1	0	1	2100 Hz.			receiver is operating normally. When this input is low, the receiver is clamp-
	1	1	0	V.26 mode Phase shifts have an initial 90° skew.			ed. This can be tied through an inverter to the signal applied to the NSY input.
	1	1	1	V.26 mode Phase shifts have an initial 45° skew.			
21	TXC	is us for : (120 is 12 2400	ually tied transmitte 0 BPS), t 00 Hz. Fo 1 Hz. Not	oit timing. This input to Pin 22, TTG, timing ir. For V.22/Bell 212A he frequency at Pin 21 or V.26, the frequency is e: this assumes that Pin w in both cases.			
22	TTG	is ap uses V.26 clock	plied to (V.22, Be). It is co : input. F	ansmitter. This output pin 21 for all standard bil 212A, Bell 201, and bunted down from BAC Please read the descripand RTE for details.			

Figure 11. Bell 212A Modem Application Schematic



Printed from www.21ic.com
This Material Copyrighted By Its Respective Manufacturer

A XR-474	1 Quad Op Amp	R1 2.2K R2 2.2K	R3 2.2K
B XR-474	1 Quad Op Amp	R4 2.2K R5 1.2K	R6 1M
C XR-1458	B Dual Op Amp	R7 10K R8 1.6K	R9 1M
D LM-339	Quad Comparator	R10 1K R11 1K	R12 62K
	12 FSK Mod/Demod 300 BPS	R13 100K R14 47K	R15 62K
F XR-2120	Filter-Switched Cap	R16 10K R17 100K	R18 470K
G XR-212	B PSK Mod/Demod 1200 BPS	R19 100K R20 1K	R21 10K
H CD-4049	Hex Inverter	R22 62K R23 47K	R24 100K
CD-401€		R25 18K R26 62K	R27 1K
J CD-4013	B Dual D Flip-Flop	R28 4.7K R29 10K	R30 1M
K CD-4013	B Dual D Flip-Flop	R31 120K R32 10K	R33 1K
L XR-1488	B Quad Line Driver	R34 68K R35 600	R36 300
M XR-1489	Quad Line Receiver	R37 600 R38 10K	R39 10K
N XR-4194	1 Dual Tracking Regulator	R40 10K R41 10K	R42 10K
O 74C193	Synchronous Up/Down Counter	R43 39K* R44 180K*	R45 300**
P 74C193	Synchronous Up/Down Counter	R46 39K* R47 180K*	R48 300**
Q CD4011	Quad 2 Input Nand Gate	R49 39K* R50 300**	R51 180K
R 8048/87	48 Microprocessor	R52 13K R53 71.5K	R54 10K
		R55 1K R56 10K	R57 10K
		R58 10K R59 1M	R60 10K
		R61 10K R62 220K	R63 20K
C1 82 pF	C17 0.001µF	R64 20K R65 29K	R66 20K
C2 0.033µF	- · · · · · · · · · · · · · · · · · · ·	RA 1K RB 1K	RC 1K
C3 0.022µF	C19 2.2µF		
C4 0.1µF	C20 4.7 µ F	All resistor values are in ohms	
C5 0.033µF	C21 4.7µF	* 1% Tolerance	
C6 0.033µF C7 0.033µF	C22 0.1µF	** May Need Fine Tune	
C7 0.033μF C8 0.033μF	C23 0.1µF C24 4.7µF	CRYSTALS	
C9 0.033µF	•	CHISTALS	
C10 0.033µF	C25 4.7µF C26 4.7µF	XTAL1 - 4.032 MHz M-TRON	
C10 0.035µ1	C27 0.1µF	XTAL2 - 1.000 MHz FOX	
C12 0.22µF	C28 0.1µF	XTAL3 - 4.608 MHz X-TRON	
C13 4.7µF	C29 .22µF		
C14 1 µF	C31 20 pF	TRANSFORMER	
C.15 0.1µF	C32 20 pF		
C16 0.001µF	C33 0.1µF	T1-T2220 MICROTRAN	
	C34 1μF	TRANSISTORS	
		1.0,0.070110	
		Q1 - 2N4403 Q3 - 2N4401	Q4 - 2N4401
		FETs	DIODES
		Q2 - 2N4861	D1 - D6 1N914
		22 2114001	D1 - D0 114914

EXAR Bell 212A Parts List