SPSS024 - NOVEMBER 1999 Slave Speech Synthesizers, LPC, MELP, MSP53C391 **N PACKAGE CELP** (TOP VIEW) Two Channel FM Synthesis, PCM 8-Bit Microprocessor With 61 instructions DATA2/EOS I 16 DATA3/BUSY 3.3V to 6.5V CMOS Technology for Low DATA1 \Box 15 STROB 2 **Power Dissipation** DATA0 T 3 14 IRQ OUT2 I **Direct Speaker Drive Capability** 13 DAC+ OUT1 III 5 12 DAC-**Internal Clock Generator That Requires No** EOS III 6 11 WDD **External Components** □ V_{SS} R/W \square 10 **Two Software-Selectable Clock Speeds** OSC IN \square 10-kHz or 8-kHz Speech Sample Rate description MSP53C392 **N PACKAGE** The MSP53C391 and MSP53C392 are catalog (TOP VIEW) MSP50C3x codes which implements the functionality of a slave speech synthesizer. They DATA6/EOS I communicate with a master microprocessor using

Either the MSP53C391 or the MSP53C392 can synthesize speech using several different compression algorithms; LPC, MELP, or CELP. They also can synthesize two-channel music using FM synthesis.

two control lines (R/ \overline{W} and \overline{STROBE}) and either a

4-bit data bus (MSP53C391) or an 8-bit data bus

(MSP53C392).

See the MSP50C3x User's Guide (literature number: SLOU006B) for more information about the MSP50C3x family.




Table 1. MSP53C39x Family

DEVICE	FEATURES			
MSP53C391	4-bit data bus			
MSP53C392	8-bit data bus			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



MSP53C391, MSP53C392 SLAVE SPEECH SYNTHESIZERS

SPSS024 - NOVEMBER 1999

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{DD} (see Note 1)	to 8 V
Supply current, I _{DD} or I _{SS} (see Note 2)	00 mA
nput voltage range, V _I (see Note 1)	0.3 V
Output voltage range, V _O (see Note 1)	0.3 V
Storage temperature range	125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MAX	MAX	UNIT
V_{DD}	Supply voltage [†]		3.3	6.5	V
		V _{DD} = 3.3 V	2.5	3.3	
VIH	High-level input voltage	$V_{DD} = 5 V$	3.8	5	V
		V _{DD} = 6 V	4.5	6	
VIL	Low-level input voltage	V _{DD} = 3.3 V	0	0.65	
		$V_{DD} = 5 V$	0	1	V
		V _{DD} = 6 V	0	1.3	
TA	Operating free-air temperature	Device functionality	0	70	°C
Rspeaker	Minimum speaker impedance	Direct speaker drive using 2 pin push-pull DAC option	32		Ω

[†] Unless otherwise noted, all voltages are with respect to VSS.



NOTES: 1. All voltages are with respect to ground.

^{2.} The total supply current includes the current out of all the I/O terminals and DAC terminals as well as the operating current of the device.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\/-	Positive-going threshold voltage (INIT)	V _{DD} = 3.5 V		2		V
V _{T+}	Fositive-going tineshold voltage (INTT)	V _{DD} = 6 V		3.4		V
V _T _	Negative going throubold voltage (INIT)	V _{DD} = 3.5 V		1.6		V
VT-	Negative-going threshold voltage (INIT)	V _{DD} = 6 V		2.3		V
M	Librata and in (1) (A) (A) (A)	V _{DD} = 3.5 V		0.4		V
V _{hys}	Hysteresis (V _{T+} – V _T) (INIT)	V _{DD} = 6 V		1.1		V
l _{lkg}	Input leakage current (except for OSC IN)				2	μΑ
Istandby	Standby current (INIT low, SETOFF)				10	μΑ
		$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.75 \text{ V}$		2.1		
I _{DD} †	Supply current	$V_{DD} = 5 \text{ V}, \qquad V_{OH} = 4.5 \text{ V}$		3.1		mA
		$V_{DD} = 6 \text{ V}, \qquad V_{OH} = 5.5 \text{ V}$		4.5		
		$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.75 \text{ V}$	-4	-12		
		$V_{DD} = 5 \text{ V}, \qquad V_{OH} = 4.5 \text{ V}$	-5	-14		mA
lau	High-level output current	$V_{DD} = 6 \text{ V}, \qquad V_{OH} = 5.5 \text{ V}$	-6	-15		
ЮН	(DATA0 – DATA7, OUT1, OUT2)	$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.2 \text{ V}$	-8	-20		
		$V_{DD} = 5 \text{ V}, \qquad V_{OH} = 3.33 \text{ V}$	-14	-40		mA
		$V_{DD} = 6 \text{ V}, \qquad V_{OH} = 4 \text{ V}$	-20	-51		
		$V_{DD} = 3.3 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	5	9		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	5	9		mA
la.	Low-level output current	$V_{DD} = 6 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	5	9		
IOL	(DATA0 – DATA7, OUT1, OUT2)	$V_{DD} = 3.3 \text{ V}, \qquad V_{OL} = 1.1 \text{ V}$	10	19		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 1.67 \text{ V}$	20	29		mA
		$V_{DD} = 6 V$, $V_{OL} = 2 V$	25	35		
		$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.75 \text{ V}$	-30	-50		
		$V_{DD} = 5 \text{ V}, \qquad V_{OH} = 4.5 \text{ V}$	-35	-60		mA
la	High level cutout current (DAC)	$V_{DD} = 6 \text{ V}, \qquad V_{OH} = 5.5 \text{ V}$	-40	-65		
IОН	High-level output current (DAC)	$V_{DD} = 3.3 \text{ V}, \qquad V_{OH} = 2.3 \text{ V}$	-50	-90		
		$V_{DD} = 5 \text{ V}, \qquad V_{OH} = 4 \text{ V}$	-90	-140		mA
		$V_{DD} = 6 \text{ V}, \qquad V_{OH} = 5 \text{ V}$	-100	-150		
		$V_{DD} = 3.3 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	50	80		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	70	90		mA
la.	Lave lavel autout augreent (DAC)	$V_{DD} = 6 \text{ V}, \qquad V_{OL} = 0.5 \text{ V}$	80	110		
loL	Low-level output current (DAC)	$V_{DD} = 3.3 \text{ V}, \qquad V_{OL} = 1 \text{ V}$	100	140		
		$V_{DD} = 5 \text{ V}, \qquad V_{OL} = 1 \text{ V}$	140			mA
		$V_{DD} = 6 \text{ V}, \qquad V_{OL} = 1 \text{ V}$	150			
f //	Oscillator frequency‡	$V_{DD} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C},$	14 00	15.26	15.06	MHz
fosc(low)		Target frequency = 15.36 MHz	14.89	15.36	15.86	IVITZ
f //	Occillator from const.	$V_{DD} = 5 \text{ V}, \qquad T_{A} = 25^{\circ}\text{C},$	10.60	10.2	10.7	MU-
fosc(high)	Oscillator frequency‡	Target frequency = 19.2 MHz	18.62	19.2	19.7	MHz

[†] Operating current assumes all inputs are tied to either V_{SS} or V_{DD} with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.



[‡] The frequency of the internal clock has a temperature coefficient of approximately -0.2 %/°C and a VDD coefficient of approximately ±1%/V.

MSP53C391, MSP53C392 SLAVE SPEECH SYNTHESIZERS

SPSS024 - NOVEMBER 1999

switching characteristics

	PARAMETER	TEST CONDITIONS			MIN	NOM	MAX	UNIT
t _r	Rise time, DATA0 - DATA7, DAC	$V_{DD} = 3.3 V,$	$C_L = 100 pF$,	10% to 90%		50		ns
t _f	Fall time, DATA0- DATA7, DAC	$V_{DD} = 3.3 V$,	C _L = 100 pF,	10% to 90%		50		ns

timing requirements

		MIN MA	X UNIT
Initialization	1	•	
^t INIT	INIT pulsed low while the MSP53C39x has power applied (see Figure 1)	1	μs
^t SETUP	Delay between rising edge of INIT and device initialization complete	5	ms
Writing (Sla	ve Mode)	-	
t _{su1(R/W)}	Setup time, R/W low before STROB goes low (see Figure 2)	20	ns
t _{su(d)}	Setup time, data valid before STROB goes high (see Figure 2)	100	ns
th1(R/W)	Hold time, R/W low after STROB goes high (see Figure 2)	20	ns
^t h(d)	Hold time, data valid after STROB goes high (see Figure 2)	30	ns
t _W	Pulse duration, STROB low (see Figure 2)	100	ns
t _r	Rise time, STROB (see Figure 2)		50 ns
t _f	Fall time, STROB (see Figure 2)		o ns
Reading (SI	ave Mode)	•	•
tsu2(R/W)	Setup time, R/W before STROB goes low (see Figure 3)	20	ns
th2(R/W)	Hold time, R/W after STROB goes high (see Figure 3)	20	ns
^t dis	Output disable time, data valid after STROB goes high (see Figure 3)	0 3	30 ns
t _W	Pulse duration, STROB low (see Figure 3)	100	ns
t _r	Rise time, STROB (see Figure 3)	Ę	50 ns
t _f	Fall time, STROB (see Figure 3)	Ę	50 ns
^t d	Delay time for STROB low to data valid (see Figure 3)	į	50 ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Initialization Timing Diagram

PARAMETER MEASUREMENT INFORMATION




Figure 2. Write Timing Diagram (Slave Mode)




Figure 3. Read Timing Diagram (Slave Mode)


SPSS024 - NOVEMBER 1999

MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated