SPSS023B - DECEMBER 1999 - REVISED MAY 2000

- Advanced, Integrated Speech Synthesizer for High-Quality Sound.
- Operates up to 12.32 MHz (Performs up to 12 MIPS)
- Very Low-Power Operation, Ideal For Hand-Held Devices.
- Low-Voltage Operation, Sustainable by **Three Batteries**
- Reduced Power Stand-By Modes, Less Than 10 μA in Deep-Sleep Mode
- **Supports High-Quality Synthesis** Algorithms Such as MELP, CELP, LPC and **ADPCM**
- Single-Chip Solution For up to 6.8 Minutes of Speech
- External ROM Interface For up to 18.8 Hours of Speech
- **Contains 32K Words Onboard ROM** (2K Words Reserved)

- 640-Word RAM
- 40 General-Purpose, Bit Configurable I/O
- 8 Inputs With Programmable Pullup Resistors and a Dedicated Interrupt (Key-Scan)
- 16 Dedicated Output Pins
- Direct Speaker Driver, 32  $\Omega$  (PDM)
- **One-bit Comparator With Edge-Detection Interrupt Service**
- Resistor-Trimmed Oscillator or 32.768 kHz **Crystal Reference Oscillator**
- Serial Scan Port for In-Circuit Emulation and Diagnostics
- The MSP50C614 Is Sold in Die Form, or 100-pin PJM Package
- **Emulator Device Is Available in a Ceramic** Package for Development

#### description

The MSP50C614 (C614) is a low-cost, mixed-signal processor that combines a speech synthesizer, general-purpose I/O, onboard ROM, and direct speaker-drive in a single package. The computational unit utilizes a powerful new DSP which gives the C614 unprecedented speed and computational flexibility compared with previous devices of its type. The C614 supports a variety of speech and audio coding algorithms, providing a range of options with respect to speech duration and sound quality.

The device consists of a micro-DSP core, embedded program, and data memory, and a self-contained clock generation system. General-purpose periphery is comprised of 64 bits of partially configurable I/O.

The core processor is a general-purpose 16-bit microcontroller with DSP capability. The basic core block includes computational unit (CU), data address unit, program address unit, two timers, eight level interrupt processor, and several system and control registers. The core processor gives the C614 break-point capability in emulation.

The processor is Harvard type for efficient DSP algorithm execution. It requires separate program and data memory blocks to permit simultaneous access. It is configured in 32K 17-bit words.

The total ROM space is divided into two areas: 1) The lower 2K words are reserved by Texas Instruments for the purposes of a built-in self-test 2) The upper 30K is for user program/data.

The data memory is internal static RAM. The RAM is configured in 640 17-bit words. Both memories are designed to consume minimum power at a given system clock and algorithm acquisition frequency.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## description (continued)

A flexible clock generation system enables the software to control the clock over a wide frequency range. The implementation uses a phase-locked loop (PLL) circuit that drives the processor clock at a selectable frequency between the minimum and maximum achievable. Selectable frequencies for the processor clock are spaced apart in 65.536 kHz steps. The PLL clock-reference is also selectable; either a resistor-trimmed oscillator or a crystal-referenced oscillator may be used. Internal and external clock sources are controlled separately to provide different levels of power management.

The periphery consists of five 8-bit wide general-purpose I/O ports, one 8-bit wide dedicated input port, and one 16-bit wide dedicated output port. The bidirectional I/O can be configured under software control as either high-impedance inputs or as totem-pole outputs. They are controlled via addressable I/O registers. The input-only port has a programmable pullup option ( $70-k\Omega$  minimum resistance) and a dedicated service interrupt. These features make the input port especially useful as a key-scan interface.

A simple one-bit comparator is also included in the periphery. The comparator is enabled by a control register, and its pin access is shared with two pins in one of the general-purpose I/O ports. Rounding out the C614 periphery is a built-in pulse-density-modulated DAC (digital-to-analog converter) with direct speaker-drive capability. The functional block diagram gives an overview of the C614 functionality.


#### functional block diagram





## pin assignments

#### PJM PACKAGE (TOP VIEW)





# pin assignments

Table 1. Signal and Pad Descriptions for the C614

SIGNAL	PIN NUMBER	PAD NUMBER	I/O	DESCRIPTION			
Input/Output Ports							
PA0 – PA7	66 – 59	75 – 68	I/O	Port A general-purpose I/O	(1 Byte)		
PB0 – PB7	76 – 69	85 – 78	I/O	Port B general-purpose I/O (1 Byte)			
PC0 - PC7	90 - 83	8 – 1	I/O	Port C general-purpose I/O	(1 Byte)		
PD0 – PD7	100 – 93	18 – 11	I/O	Port D general-purpose I/O	(1 Byte)		
PE0 – PE7	51 – 44	63 – 56	I/O	Port E general-purpose I/O	(1 Byte)		
PF0 – PF7	16 – 9	31 – 24	1	Port F key-scan input	(1 Byte)		
PG0 – PG7	37 - 30	49 – 42	0	Port G dedicated output	(2 Bytes)		
PG8 – PG15	25 – 18	39 – 32					
	PD5 may be dedicated a 3.3, <i>Comparator</i> , for	·	on, if the o	comparator enable bit is set.			
		Scan I	Port Con	trol Signals			
SCANIN	42	54	I	Scan port data input			
SCANOUT	38	50	0	Scan port data output			
SCANCLK	41	53	1	Scan port clock			
SYNC	40	52	1	Scan port synchronization			
TEST	39	51	1	C614: test modes			
		ut on any C614 productio Scan Port Bond Out", se		er 7 in the MSP50C614 User's Gu	ide (SPSU014).		
		Oscillat	tor Refer	ence Signals			
OSCOUT	56	65	0	Resistor/crystal reference out			
OSCIN	57	66	1	Resistor/crystal reference in			
PLL	58	67	0	Phase-lock-loop filter			
		DA	C Sound	d Output			
DACP	7	22	0	Digital-to-analog output 1 (+)			
DACM	5	20	Ο	Digital-to-analog output 2 (–)			
			Initializa	ation			
RESET	43	55	I	Initialization	_		
			Power Si	gnals			
V <sub>SS</sub>	1 <sup>†</sup> , 26, 52, 67, 91	9, 19 <sup>†</sup> , 40, 64, 76		Ground			
$V_{DD}$	6 <sup>†</sup> , 8, 27, 68, 92	10, 21 <sup>†</sup> , 23, 41, 77		Processor power (+)			

<sup>†</sup> The V<sub>SS</sub> and V<sub>DD</sub> connections service the DAC circuitry. Their pins tend to sustain a higher current draw. A dedicated decoupling capacitor across these pins is therefore required.



SPSS023B - DECEMBER 1999 - REVISED MAY 2000

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	0.3 to 7 V
Supply current, I <sub>DD</sub> (see Note 2)	35 mA
Input voltage range, V <sub>I</sub> (see Note 1)	to $V_{DD} + 0.3 V$
Output voltage range, V <sub>O</sub> (see Note 1)	to $V_{DD} + 0.3 V$
Storage temperature range, $T_{\Delta}$	-30°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
$V_{DD}$	Supply voltage (with respect to VSS)			3	5.2	V
		V <sub>DD</sub> = 3 V		2	3	
VIH	High-level input voltage	V <sub>DD</sub> = 4.5 V	3	4.5	V	
		V <sub>DD</sub> = 5.2 V		3.5	5.2	
		V <sub>DD</sub> = 3 V		0	1	
VIL	Low-level input voltage	V <sub>DD</sub> = 4.5 V		0	1.5	V
		V <sub>DD</sub> = 5.2 V		0	1.7	
IOH <sup>‡</sup>	High-level output current per pin of I/O port	$V_{DD} = 4.5 V,$	V <sub>OH</sub> = 4 V		-2	mA
l <sub>OL</sub> ‡	Low-level output current per pin of I/O port	$V_{DD} = 4.5 V,$	V <sub>OL</sub> = 0.5 V		5	mA
IOH (DAC)	High-level output DAC current	$V_{DD} = 4.5 V,$	V <sub>OH</sub> = 4 V		-10	mA
IOL (DAC)	Low-level output DAC current	$V_{DD} = 4.5 V,$	$V_{OL} = 0.5 V$		20	mA
f(CPU)	CPU clock rate (as programmed)			64	12,320	kHz
R <sub>(DAC)</sub>	Resistance between DAC <sub>P</sub> and DAC <sub>M</sub>			32		Ω
TA	Operating free-air temperature	Device functionality		0	70	°C

<sup>‡</sup> Cannot exceed 15 mA total per internal V<sub>DD</sub> pin. Port A, B share 1 internal V<sub>DD</sub> pin; Port C, D share 1 internal V<sub>DD</sub>.


NOTES: 1. Unless otherwise noted, all voltages are measured with respect to VSS.

<sup>2.</sup> The total supply current includes the current out of all the I/O pins as well as the operating current of the device.

## timing requirements

	TEST CONDITIONS			UNIT
t(RESET)	Reset low pulse width, while $V_{\mbox{\scriptsize DD}}$ is within specified limits	100		ns
t1(WIDTH)	Pulse width required prior to a negative transition at pinPD3, PD5, or PF0PF7 <sup>†</sup>	2		1/FCPU
t2(WIDTH)	Pulse width required prior to a positive transition at pinPD2 or PD4 <sup>†</sup>	2		1/F <sub>CPU</sub>

<sup>†</sup>While these pins are being used as interrupt inputs.



**Figure 1. Initialization Timing Diagram** 




Figure 2. MSP50P614 External Interrupt Pin Pulse Width Requirements t1<sub>WIDTH</sub> and t2<sub>WIDTH</sub>

# dc electrical characteristics, $T_{\mbox{\scriptsize A}}$ = 25°C

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT		
	Threshold changes	V <sub>DD</sub> = 3 V	Positive going threshold			2.4				
			Negative going threshold			1.8		V		
DECET			Hysteresis			0.6				
RESET			Positive goin	g threshold			3.3			
		V <sub>DD</sub> = 5.2 V	Negative goi	Negative going threshold			2.9		V	
			Hysteresis				0.4		7	
l <sub>lkg</sub>	Input leakage current	Excludes OSC <sub>IN</sub>						1	μΑ	
I(STANDBY)	Standby current	RESET is low					0.05	10	μΑ	
I <sub>DD</sub> †	Operating current	$V_{DD} = 4.5 V,$	FCLOCK = 1	2.32 MHz			15		mA	
I(SLEEP-deep)		$V_{DD} = 4.5 V,$	DAC off,	ARM set,	OSC disabled		0.05	10		
I(SLEEP-mid)	Supply current	$V_{DD} = 4.5 V,$	DAC off,	ARM set,	OSC enabled		40	60	μΑ	
I(SLEEP-light)		V <sub>DD</sub> = 4.5 V,	DAC off,	ARM clear,	OSC enabled		60	100		
VIO	Input offset voltage	V <sub>DD</sub> = 4.5 V,	Vref = 1 to 4.	25 V			25	50	mV	
R(PULLUP)	F port pullup resistance	V <sub>DD</sub> = 5 V				70	150		kΩ	
$\Delta f$ (RTO–trim)	Trim deviation	R <sub>RTO</sub> = 470 kΩ, $f_{RTO}$ = 8.192 MHz					±2	±3	%	
$\Delta^{f}(RTO-volt)$	Voltage deviation	R <sub>RTO</sub> = 470 kΩ, f <sub>RTO</sub> = 8.192 MHz			T <sub>A</sub> = 25°C,			±1.5	%	
$\Delta f$ (RTO–temp)	Temperature deviation	$R_{RTO} = 470 \text{ k}\Omega$ , $f_{RTO} = 8.192 \text{ MHz}$		, · ·	o°С,	-0.1		0.1	%/°C	
∆f(RTO–res)	Resistance deviation	$V_{DD} = 4.5 \text{ V},$ $T_{A} = 25^{\circ}\text{C},$ $R_{OSC} = 470 \text{ k}\Omega @ \pm 1\%,$ $f_{RTO} = 8.192 \text{ MHz} (PLL \text{ setting} = 7 \text{ Ch})^{\ddagger}$			70 kΩ @ ±1%,		±1		%	

<sup>†</sup> Operating current assumes all inputs are tied to either V<sub>SS</sub> or V<sub>DD</sub> with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.
‡ The best trim value is selected at nominal temperature and voltage but the deviation due to the trim error is ignored.


# external component absolute values

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
R(RTO) RTO external resistance	$T_A = 25^{\circ}C$ , 1% tolerance	470	kΩ
C <sub>(PLL)</sub> PLL external capacitance	$T_A = 25^{\circ}C$ , 10% tolerance	3300	pF

## **MECHANICAL DATA**

# PJM (R-PQFP-G100)

## PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-022

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated