
- SN65LBC031Q Meets Standard ISO/DIS 11898 (up to 500 k Baud)
- Driver Output Capability at 50 mA
- Wide Positive and Negative Input/output Bus Voltage Range
- Bus Outputs Short-Circuit-Protected to Battery Voltage and Ground
- Thermal Shutdown
- Available in Q-Temp Automotive
 - High Reliability Automotive Applications
 - Configuration Control/Print Support
 - Qualification to Automotive Standards

description

The SN65LBC031Q is a CAN transceiver used as an interface between a CAN controller and the physical bus for high speed applications of up to 500 k Baud. The device provides transmit capability to the differential bus and differential receive capability to the controller. The transmitter outputs (CANH and CANL), feature internal transition regulation to provide controlled symmetry resulting in low EMI emissions. Both



TERMINAL FUNCTIONS

TERMINAL	DESCRIPTION
TX	Transmitter input
GND	Ground
VCC	Supply voltage
RX	Receiver output
REF	Reference output
CANL	Low side bus output driver
CANH	High side bus output driver
ASC	Adjustable slope control

FUNCTION TABLE


TX	CANH	CANL	BUS STATE	RX
L	Н	L	Dominant	L
High or floating	Floating	Floating	Recessive	Н

L = low, H = high

transmitter outputs are fully protected against battery short circuits and electrical transients that can occur on the bus lines. In the event of excessive device power dissipation the output drivers are disabled by the thermal shutdown circuitry at a junction temperature of approximately 160° C. The inclusion of an internal pullup resistor on the transmitter input ensures a defined output during power up and protocol controller reset. For normal operation at 500 k Baud the ASC terminal is open or tied to GND. For slower speed operation at 125 k Baud the bus output transition times can be increased to reduce EMI by connecting the ASC terminal to V_{CC} . The receiver includes an integrated filter that suppresses the signal into pulses less than 30 ns wide.

The SN65LBC031Q is characterized for operation over the automotive temperature range of -40°C to 125°C.

logic diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Logic supply voltage, V _{CC} (see Note 1)	7 V
Bus terminal voltage	
Input current at \overline{TX} and ASC terminal, I ₁	±10 mA
Input voltage at TX and ASC terminal, V ₁	2 × V _{CC}
Operating free-air temperature range, T _A	40°C to125°C
Operating junction temperature range, T _J	40°C to 150°C
Continuous total power dissipation at (or below) 25°C free-air temperature	See Dissipation Rating Table
Storage temperature range, T _{stq}	65°C to 150°C
Case temperature for 10 sec T _C , D package	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential bus voltage, are measured with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{$\Delta$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	OPERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
D	725 mW	5.8 mW/°C	145 mW

DISSIPATION DERATING CURVE

FREE-AIR TEMPERATURE




Figure 1

SN65LBC031Q HIGH-SPEED CONTROLLER AREA NETWORK (CAN) TRANSCEIVERS

SLRS048B - MAY 1998 - REVISED MAY 2000

recommended operating conditions

		MIN	NOM	MAX	UNIT
Logic supply voltage, V _{CC}		4.5	5	5.5	V
Voltage at any bus terminal (separately or common mode), V _I or V _{IC} (see Note 3)				7	V
High-level input voltage, VIH	TX	2		VCC	V
Low-level input voltage, V _{IL}	TX	0		0.8	V
High-level output current, IOH	Transmitter			-50	mA
I light-level output current, IOH	Receiver			-400	μΑ
Low-level output current, IOI	Transmitter			50	mA
Low-level output current, IOL	Receiver			1	IIIA
Operating free-air temperature, TA		-40		125	°C

- NOTES: 2. All voltage values, except differential bus voltage, are measured with respect to the ground terminal.
 - 3. For bus voltages from -5 V to -2 V and 7 V to 20 V the receiver output is stable.

SYMBOL DEFINITION

DATA SHEET PARAMETER	DEFINITION
VO(CANHR)	CANH bus output voltage (recessive state)
VO(CANLR)	CANL bus output voltage (recessive state)
VO(CANHD)	CANH bus output voltage (dominant state)
VO(CANLD)	CANL bus output voltage (dominant state)
VO(DIFFR)	Bus differential output voltage (recessive state)
VO(DIFFD)	Bus differential output voltage (dominant state)
VI(ASC)	Adjustable slope control input voltage

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO(REF)	Reference source output voltage	$I_{REF} = \pm 20 \mu A$	0.45 V _{CC}		0.55 V _{CC}	V
RO(REF)	Reference source output resistance		5		10	kΩ
ICC(REC)	Logic supply current, recessive state	See Figure 2, S1 closed		12	20	mA
ICC(DOM)	Logic supply current, dominant state	See Figure 2, ST closed		55	80	IIIA

transmitter electrical characteristics over recommended ranges of supply and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO(CANHR) VO(CANLR)	Output voltage (recessive state)	See Figure 2, S1 open	2	0.5V _{CC}	3	V
V _{O(DIFFR)}	Differential output voltage (recessive state)		-500	0	50	mV
VO(CANHD)	Output voltage (dominant state)		2.75	3.5	4.5	
VO(CANLD)	Output voltage (dominant state)	See Figure 2, S1 closed	0.5	1.5	2.25	V
VO(DIFFD)	Differential output voltage (dominant state)		1.5	2	3	
lu con o	High-level input current (TX)	V _{IH} = 2.4 V		-100	-185	
IH(TX)	right-level input current (17)	VIH = VCC			±2	μА
lu va oo	High-level input current (ASC)	V _{IH} = 2.4 V		100	165	μА
IH(ASC)	riigh-levelinput current (ASC)	V _{IH} = V _{CC}		200	340	μΑ
I _{IL(TX)}	Low-level input current (\overline{TX})	V _{IL} = 0.4 V		-180	-400	μΑ
IL(ASC)	Low-level input current (ASC)	V _{IL} = 0.4 V		15	25	μΑ
C _{I(TX)}	TX input capacitance			8		pF
I _{O(ssH)}	CANH short circuit output current	$V_{O(CANH)} = -2 V \text{ to } 20 V$		-95	-200	mA
I _{O(ssL)}	CANL short circuit output current	$V_{O(CANL)} = 20 \text{ V to } -2 \text{ V}$		140	250	mA

NOTE 2: All voltage values, except differential bus voltage, are measured with respect to the ground terminal.

transceiver dynamic characteristics over recommended operating free-air temperature range and V_{CC} = 5 V

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
ta .	Loop time	See Figures 2 and 3, S1 closed,	VI(ASC) = 0 V or open circuit, S2 open			280	ns
^t (loop)	Loop time	See Figures 2 and 3, S1 closed,	V _I (ASC) = V _{CC} , S2 closed			400	ns
CD (==)	Differential-output slew rate	See Figures 2 and 4, S1 closed,	V _I (ASC) = 0 or open circuit, S2 open		35		V/μs
SR _(RD)	(recessive to dominant)	See Figures 2 and 4, S1 closed,	VI(ASC) = VCC, S2 closed		10		V/μs
CD	Differential-output slew rate (dominant to recessive)	See Figures 2 and 4, S1 closed,	V _I (ASC) = 0 or open circuit, S2 open		10		V/μs
SR _(DR)		See Figures 2 and 4, S1 closed,	VI(ASC) = VCC, S2 closed		10		V/μs
t _d (RD)	Differential-output delay time	See Figure 2,	S1 closed		55		ns
td(DR)	Diliereriliai-output delay time	See rigule 2,	ST CIUSEU		160		ns
tpd(RECRD)	Receiver propagation delay	See Figures 2 and 5	_		90		ns
tpd(RECDR)	time	oee rigules 2 and 5			55		ns

NOTE 4: Receiver input pulse width should be >50 ns. Input pulses of <30 ns are suppressed.




receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT(REC)	Differential input threshold voltage for recessive state	V _{IC} = -2 V to 7 V			500	mV
VIT(DOM)	Differential input threshold voltage for dominant state	VIC = -2 V 10 7 V	900			IIIV
V _{hys}	Recessive-dominant input hysteresis		100	180		mV
VOH(RX)	High-level output voltage	$V_{O(DIFF)} = 500 \text{ mV},$ $I_{OH} = -400 \mu\text{A}$	V _{CC} -0.5 V		VCC	V
V _{OL(RX)}	Low-level output voltage	V _{O(DIFF)} = 900 mV, I _{OL} = 1 mA	0		0.5	V
rI(REC)	CANH and CANL input resistance in recessive state	dc, no load	5		50	kΩ
rI(DIFF)	Differential CANH and CANL input resistance in recessive state	dc, no load	10		100	kΩ
Ci	CANH and CANL input capacitance			20		pF
C _{i(DHL)}	Differential CANH and CANL input capacitance			10		pF

NOTE 2: All voltage values, except differential bus voltage, are measured with respect to the ground terminal.

PARAMETER MEASUREMENT INFORMATION



NOTE A: The input pulse is supplied to \overline{TX} by a generator having a t_f and $t_f = 5$ ns.

Figure 2. Test Circuit



PARAMETER MEASUREMENT INFORMATION





Figure 3. Loop Time

Figure 4. Slew Rate

NOTE A: The input pulse is supplied to \overline{TX} by a generator having a t_f and $t_f = 5$ ns.



NOTE A: The input pulse is supplied as V_{DIFF} using CANH and CANL respectively by a generator having a t_r and $t_f = 5$ ns.

Figure 5. Receiver Delay Times




Figure 6. Transient Stress Capability Test Circuit

PARAMETER MEASUREMENT INFORMATION




Figure 7. Transient Stress Capability Waveform

Table 1. Test Circuit Results According to DIN 40839

TEST PULSE	TRANSIENT MAGNITUDE VS	SOURCE IMPEDANCE RSOURCE	PULSE WIDTH t _d (see Note 5)	PULSE RISE TIME, t _r (see Note 6)	PULSE TIME, t ₂ (see Figure 7)	REPETITION PERIOD, t ₁ (see Figure 7)	NUMBER OF PULSES
1	–100 V	10 Ω	2 ms	1 μs	200 ms	5 s	5000
2	100 V	10 Ω	50 μs	1 μs	200 ms	5 s	5000
3a	–150 V	50 Ω	0.1 μs	5 ns	100 μs	100 μs	See Note 7
3b	100 V	50 Ω	0.1 μs	5 ns	100 μs	100 μs	See Note 7
5	60 V	1 Ω	400 ms	5 ms	_	_	1

NOTES: 5. Measured from 10% on rising edge to 10% on falling edge

- 6. Measured from 10% to 90% of pulse
- 7. Pulse package for a period of 3600 s, 10 ms pulse time, 90 ms stop time

APPLICATION INFORMATION ₹ 100 nF 3 120 Ω 10 $\mathbf{k}\Omega$ 8 **10 k**Ω ≤ **VCC VCC** ASC 8 TL7705B **CANH** 7 SENSE SN65LBC031Q 2 RESIN RESET GND CANL REF **GND** \mathbf{c}_{in} REF TX RX $\mathbf{120}\;\Omega$ 5 $0.1 \mu F$ **CAN Microcontroller**

Figure 8. Typical SN65LBC031Q Application




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated