

SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS007C – JULY 1985 – REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate Up to 20 Mbaud
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output Enable Inputs
- Improved Replacement for the AM26LS31


description

These four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.


High-impedance inputs maintain low input currents, less than 1 μ A for a high level and less than 100 μ A for a low level. Complementary enable inputs, G and \bar{G} , allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 megabits per second and is designed to operate with the SN75ALS193 quadruple line receiver. The SN55ALS192 is also capable of data rates in excess of 20 megabits per second and designed to operate with the SN55ALS193; however, it may be limited to a lower bit rate based on the temperature (refer to the dissipation rating table and Figure 15).

The SN55ALS192 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN75ALS192 is characterized for operation from 0°C to 70°C .

SN55ALS192 . . . J OR W PACKAGE
SN75ALS192 . . . D OR N PACKAGE
(TOP VIEW)



SN55ALS192 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each driver)


INPUT A	ENABLES		OUTPUTS	
	G	\bar{G}	Y	\bar{Z}
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

H = high level, L = low level,
Z = high impedance (off), X = irrelevant


SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS007C – JULY 1985 – REVISED MAY 1995

logic symbol†




logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, N, and W packages.

schematics of inputs and outputs



SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS007C – JULY 1985 – REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage, V_I	7 V
Off-state output voltage	6 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : SN55ALS192	– 55°C to 125°C
SN75ALS192	0°C to 70°C
Storage temperature range, T_{stg}	– 65°C to 150°C
Case temperature for 60 seconds, T_C : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or W package	260°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage, V_{OD} , are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J [†]	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	N/A
W	1000 mW	8.0 mW/°C	640 mW	200 mW

[†] In the J package, the SN55ALS192 chips are either alloy or silver glass mounted.

recommended operating conditions

	SN55ALS192			SN75ALS192			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High level input voltage, V_{IH}	2			2			V
Low-level input voltage, V_{IL}			0.8			0.8	V
High-level output current, I_{OH}			– 20			– 20	mA
Low-level output current, I_{OL}			20			20	mA
Operating free-air temperature, T_A	– 55		125	0		70	°C



SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS007C – JULY 1985 – REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION†	SN55ALS192			SN75ALS192			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, I_{OH} = -20 \text{ mA}$	2.4			2.5			V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 20 \text{ mA}$			0.5			0.5	V
V_O Output voltage	$V_{CC} = \text{MAX}, I_O = 0$	0		6	0		6	V
$ V_{OD1} $ Differential output voltage	$V_{CC} = \text{MIN}, I_O = 0$	1.5		6	1.5		6	V
$ V_{OD2} $ Differential output voltage	$R_L = 100 \Omega$, See Figure 1	$1/2 V_{OD1}$ or 2§			$1/2 V_{OD1}$ or 2§			V
$\Delta V_{OD} $ Change in magnitude of differential output voltage¶	$R_L = 100 \Omega$, See Figure 1			± 0.2			± 0.2	V
V_{OC} Common-mode output voltage#				± 3			± 3	V
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage¶				± 0.2			± 0.2	V
I_O Output current with power off	$V_{CC} = 0$	$V_O = 6 \text{ V}$		100	$V_O = 6 \text{ V}$		100	μA
		$V_O = -0.25 \text{ V}$		-100	$V_O = -0.25 \text{ V}$		-100	
I_{OZ} Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}$	$V_O = 0.5 \text{ V}$		-20	$V_O = 0.5 \text{ V}$		-20	μA
		$V_O = 2.5 \text{ V}$		20	$V_O = 2.5 \text{ V}$		20	
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			100			100	μA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-200			-200	μA
I_{OS} Short-circuit output current	$V_{CC} = \text{MAX}$	-30		-150	-30		-150	mA
I_{CC} Supply current (all drivers)	$V_{CC} = \text{MAX}$, All outputs disabled	26	45		26	45		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^\circ\text{C}$.

§ The minimum V_{OD2} with a 100- Ω load is either $1/2 V_{OD1}$ or 2 V, whichever is greater.

¶ $|V_{OD}|$ and $|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

In ANSI Standard EIA/TIA-422-B, V_{OC} , which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS} .

|| Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (see Figure 2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	S1 and S2 open, $C_L = 30 \text{ pF}$		6	13	ns
t_{PHL} Propagation delay time, high-to-low-level output			9	14	ns
Output-to-output skew			3	6	ns
t_{PZH} Output enable time to high level	S1 open and S2 closed		11	15	ns
t_{PZL} Output enable time to low level	S1 closed and S2 open		16	20	ns
t_{PHZ} Output disable time from high level	S1 open and S2 closed, $C_L = 10 \text{ pF}$		8	15	ns
t_{PLZ} Output disable time from low level	S1 and S2 closed, $C_L = 10 \text{ pF}$		18	20	ns



PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



PROPAGATION DELAY TIMES AND SKEW

ENABLE AND DISABLE TIMES

VOLTAGE WAVEFORMS



TEST CIRCUIT

- NOTES:
- A. When measuring propagation delay times and skew, switches S_1 and S_2 are open.
 - B. Each enable is tested separately.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. C_L includes probe and jig capacitance.
 - E. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O \approx 50 \Omega$, $t_r \leq 15$ ns, and $t_f \leq 6$ ns.

Figure 2. Test Circuit and Voltage Waveforms

SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS007C – JULY 1985 – REVISED MAY 1995

TYPICAL CHARACTERISTICS†




Figure 3




Figure 4




Figure 5




Figure 6

NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

† Data for temperatures below 0°C and above 70°C and below 4.75 V and above 5.25 V are applicable to SN55ALS192 circuits only.

TYPICAL CHARACTERISTICS†




Figure 7




Figure 8




Figure 9




Figure 10

† Data for temperatures below 0°C and above 70°C , and below 4.75 V and above 5.25 V , are applicable to SN55ALS192 circuits only.

NOTES: A. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

B. The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS007C – JULY 1985 – REVISED MAY 1995

TYPICAL CHARACTERISTICS†




Figure 11




Figure 12

NOTE A: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.




Figure 13




Figure 14

† Data for temperatures below 0°C and above 70°C, and below 4.75 V and above 5.25 V, are applicable to SN55ALS192 circuits only.

TYPICAL CHARACTERISTICS




Figure 15

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.