

THS1050/1060 EVM

User's Guide

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Contents

1	EVM Overview	1-1
1.1	System Overview	1-2
1.2	THS1050/1060 ADC System Outline	1-3
1.2.1	THS1050/1060 ADC	1-3
1.2.2	THS1050/1060 Clocking Scheme	1-3
1.2.3	Analog Input Drive Circuits	1-4
1.3	EVM Operating Modes	1-6
1.4	Power and Cabling Requirements	1-6
1.5	ADC Output Configuration	1-6
1.6	Printed Circuit Assembly Options Available	1-6
2	Getting Started	2-1
2.1	Physical Description	2-2
2.2	PowerPAD™	2-2
2.3	Parts List	2-6
3	User Configurations	3-1
3.1	User Options	3-2
3.2	Analog/Digital Supply Voltages	3-3
3.3	Digital Input Configurations	3-4
3.4	Generating a Voltage Reference	3-6
3.4.1	Internal Reference	3-6
3.4.2	Onboard External Reference	3-6
3.5	Clock Source	3-7
3.5.1	External Clock Generation	3-7
3.5.2	Digital Output Circuit	3-7
3.6	Connector Pin and Function Assignments	3-8
4	Control Modes	4-1
4.1	$\overline{\text{PWD}}$ Input Pin	4-2
4.2	DRVDD Input Pin	4-2
4.3	REFOUT+ Output Pin	4-2
4.4	REFIN+ Input Pin	4-2
4.5	REFOUT– Output Pin	4-2
4.6	REFIN– Input Pin	4-2
4.7	Vcm Output Pin	4-2
A	Schematics	A-1

Figures

1-1	THS1060 to C6X DSP Interface	1-5
2-1	PWB Layers	2-3
2-2	Layer 1	2-4
2-3	Layer 2	2-4
2-4	Layer 3	2-5
2-5	Layer 4	2-5
3-1	Physical Locations of Each Jumper	3-3
3-2	Direct Connect Jumper Configuration for THS1050/1060 EVM	3-4

Tables

1-1	Package Styles Available	1-2
1-2	General ADC Features	1-3
1-3	Possible ADCs	1-6
3-1	Jumper Functions	3-2
3-2	Analog Voltage Supply Configuration Options	3-3
3-3	Digital Input Options	3-4
3-4	Shipping Condition of Jumpers W1 through W17	3-5
3-5	Jumper Configuration for Internal Reference Voltage	3-6
3-6	External VREF for U6 Jumper Configuration	3-6
3-7	Connector Pin and Function Assignments	3-8
3-8	J3 Power Connector	3-8
3-9	J1, J2, and J4 Analog Input Signal Connectors	3-8
3-10	W11, J5, and J6 Clock Input Connectors	3-8
3-11	J7, 2s Complement Parallel Data Connector/DSP Interface Connector	3-9

EVM Overview

Chapter 1 gives a general overview of the THS1050/1060 evaluation module (EVM), and provides a general description of the features and functions that should be considered in using this module properly.

Topic	Page
1.1 System Overview	1-2
1.2 THS1050/1060 ADC System Outline	1-3
1.3 EVM Operating Modes	1-6
1.4 Power and Cabling Requirements	1-6
1.5 ADC Output Configuration	1-6
1.6 Printed Circuit Assembly Options Available	1-6

1.1 System Overview

The THS1050/1060 EVM provides a practical platform for evaluating the THS1050 and THS1060, 10-bit resolution, 60 MSPS, CMOS low-power, parallel data output, IF sampling communications analog-to-digital A/D converter.

The THS1050/THS1060 (sometimes referred to as the ADC or device) is designed to operate at 50/60 MHz maximum clock frequency, making the device suitable for IF sampling of baseband radio signals. The device's internal reference can be powered down when using an external voltage reference.

The EVM supports the HTQFP (Thermal TQFP) PowerPAD™ package style.

Table 1–1. Package Styles Available

Device	HTQFP Package [†] Supported
THS1050	48-pin (S-PQFP-G48)
THS1060	48-pin (S-PQFP-G48)

[†] The HTQFP package is a high temperature plastic quad flatpack device, with pins on a 0.50-mm pitch.

The schematic diagram of the THS1060 EVM (see Appendix A) shows the actual circuit involved. It is formed by:

- ☐ Clock-input buffer circuits
- ☐ An external crystal (clock) oscillator
- ☐ ADC internal reference power-down control logic
- ☐ An external V_{ref} circuit
- ☐ An input voltage regulator circuit
- ☐ Data bits output buffers
- ☐ A 1:2 voltage ratio step up transformer (used for converting a single-ended input clock signal to a differential clock signal)
- ☐ A 1:1 voltage ratio transformer (used for converting a single-end analog input to a differential input signal)
- ☐ An analog input signal conditioning op amp
- ☐ A differential amplifier used to drive the ADC analog inputs directly

The EVM is a 4-layer board constructed from FR4 material. More importantly, this type of system gives the user the opportunity to explore and test various clock driving and analog input interface circuits.

This description provides only a general overview of the EVM and is not meant to replace the circuit diagram, but to give a brief indication of the features and functions available. Therefore, in conjunction with the circuit diagram supplied, the user should also refer to Texas Instruments literature number SLMA002 *PowerPAD™ Thermally Enhanced Package* and the device datasheet literature number SLAS212.

1.2 THS1050/1060 ADC System Outline

This printed wiring board (PWB) EVM supports the THS1050/1060 analog-to-digital converter. In addition, the EVM can be used to evaluate several types of clock driving and analog input interface circuits provided on the EVM.

The THS1050/1060 ADC generates 2s complement data in parallel data form. The D[9:0] output lines are suitable for driving load capacitance up to 15 pF. General features of the ADC are given in Table 1-2.

Table 1–2. General ADC Features

Device	Resolution	Output Channels	Supports Vref_int/Vref_Ext	Throughput AVDD =5 V DVDD = 5 V	Available Package	EVM Order Number
THS1050	10-bit	D[9–0]	Vref_Int /Vref_Ext	50 MSPS	HTQFP(PHP)	THS1050
THS1060	10-bit	D[9–0]	Vref_Int /Vref_Ext	60MSPS	HTQFP(PHP)	THS1060

1.2.1 THS1050/1060 ADC

The THS1050/1060 CMOS pipelined ADC device integrates a nominal 2.4 V bandgap reference, a sample/hold, timing/synchronizing logic, cascade gain stages (consisting of A/D, D/A and amplifier), and digital error-correction logic for correcting the device outputs. The device has good linearity and excellent SFDR specification, and can directly drive 15 pF of load capacitance. The THS1050/1060 can tolerate up to 10 pS of analog input signal jitter and 250 ps skew between CLK+ and CLK– without noticeable performance degradation. This device operates from an analog supply of 5 V and a digital supply of 5 V. The power dissipation at 5 V is less than 600 mW. Reference voltages for the THS1050/1060 are provided by the on-chip bandgap reference voltage or by an external precision reference voltage.

In addition, to its peak processing performance of 50/60 MSPS, the THS1050/1060 analog-to-digital converter (ADC) has an ENOB of 9.5, SFDR of 73 dBc and is compatible with Texas Instruments existing 10-, 12-, and 14-bit commsDAC™ devices. The THS1050/1060 die is bonded directly to a copper (Cu) alloy plate on the bottom side of the device package. To aid heat conduction, the Cu alloy plate is often connected to the PCB ground plane.

The PWD input (pin 13), when set to logic HIGH, disables the device internal voltage reference.

1.2.2 THS1050/1060 Clocking Scheme

The clock driver circuit can be implemented with a differential amplifier. The schematic in Appendix A shows three circuits for implementing the ADC differential clock. When using a differential amplifier; transformer T2, resistors R28 and R29 must be removed from the circuit. The device requires a differential clock input of ≥ 6.5 Vp-p. And for the purpose of testing the device, a single-ended clock signal is normally derived from a signal source that can output a sine wave or a square wave clock (HP8133A pulse generator). Transformer T2 is used to convert the single-ended clock to differential inputs.

This minimizes clock skew and simplifies the design task. It is good design practice to balance the differential outputs from the transformer feeding the ADC's CLK+/CLK- pins. Be aware that the transformer has a certain amount of insertion loss at the frequency of operation.

An SN74ABT244 is used to buffer a TLL level input clock, often the most readily available and convenient signal source. It can be convenient when testing the ADC to be able to plug in a crystal oscillator and use the oscillator output to provide the desired ADC clock. Crystal oscillator X1 provides the clock.

1.2.3 Analog Input Drive Circuits

The 1:1 RF transformer is used for impedance matching, dc isolation, and for interface between U6 (ADC) balanced differential pair input and an unbalanced single-ended analog input. The resistors R25 and R26 are used to form a network that reflects 50 Ω across the primary circuit (across J4).

The THS3201 is used to provide gain and input signal buffering.

THS THS4141 differential amplifier is used to convert the single-ended analog input signal to differential output.

1.2.3.1 Operational Amplifier Interface Circuits

The THS3201 is the basic circuit element of the operational amplifier interface circuit used in this design. The device is a high-speed, current feedback operational amplifier suitable for driving a high capacitance load. Some of the other device features are: 3300-V/ μ S slew rate, -96 dBc distortion figure, 1GHz bandwidth, 1 nS settling time and ± 5 -V supply voltages.

The op amp interface circuit is used to buffer the analog input signal on its way to the ADC input channels. The amplifier provides a noninverting gain of 2.

The THS4141 differential amplifier is used to do single-ended to differential output conversion, thereby eliminating the need for the r.f. transformer. The device -3 dB bandwidth is 200 MHz, slew rate >650 V/ μ S, -84 dBc distortion figure, 7 nS settling time and supply range ± 5 V to ± 15 V.

1.2.3.2 Internal Reference Voltage Circuit

The on-chip bandgap circuit is used to generate the nominal 3 V REFOUT+ output and the nominal 2 V REFOUT- output. A fixed internal reference voltage is produced when REFOUT+ is directly connected to REFIN+ and REFOUT- is connected to REFIN-. The reference circuit input resistance is approximately 200 Ω –240 Ω . W4, W5, and W14 are all opened when using the internal reference.

1.2.3.3 External Voltage Reference Circuit

A Max1682 charge pump, a Thaler Corp VRE3050 precision voltage reference, a resistor network, and two TLE2227 op amps, configured as unit gain noninverting buffer amplifiers, are used to provide the device adjustable external reference voltages VREF+ and VREF-. The VRE3050 has 0.01% initial

accuracy and a temperature coefficient (TC) of 0.6 ppm/°C, making it a suitable voltage reference for the ADC. The Max1682 requires an input voltage ≥ 5 V for an output of 10 V.

Using the external reference voltage requires W6 and W7 to be opened, W4 and W5 connected, and W14, which may or may not be connected.

Output Buffers

Two SN74AHC574 are used for buffering the ADC output to connector J7. The SN74AHC574 buffers are required for driving load capacitance >15 pF.

TL1431 Shunt Regulator


A TL1431 precision shunt voltage regulator is used to generate the 3.3 V DV_{CC} supply. The TL1431 has 0.4% initial accuracy and a temperature coefficient (TC) of 30 ppm/°C, making the device a suitable 3.3 V voltage regulator for a 10-bit ADC operating in a temperature controlled environment.

1.2.3.4 DSP interface

The THS1050/1060 has 10 parallel data output lines (D9:0). There are various options for interfacing to DSPs, but we opted to interface to the C6201DSP. Use a DSP to provide chip-select ($\overline{OE}$), input clock (CLKOUT), and power-down signal input (PWD\) for the device.

The schematic diagram in Figure 1–2 shows the pin-to-pin connections between the THS1050/1060 EVM and the TMS320C6x EVM. It is relatively easy to use the DSP to collect the ADC samples and store them in DSP memory with the configuration in Figure 1–2.

Figure 1–1. THS1060 to C6X DSP Interface



1.2.3.5 Logic Analyzer/Signal Generator Interface

Connector J7 is used to interface a logic analyzer to the EVM. The SMA connector J5 interfaces directly to an HP8133A clock source, and connector J4, through a BNC to SMA cable, interfaces to an HP33120A or HP8644B signal generator used to provide the analog input to the EVM.

1.2.3.6 THS56X1 EVM Parallel DAC Interface

The THS56X1 EVM, with either a 12-bit resolution THS5661A or a 14-bit resolution THS5671A DAC, mates directly to connector J7 on the THS1050/1060 EVM board. The DAC outputs can each supply up to 20 mA of current. Ten data lines (D9:0), two address lines (A0, A1) and IOSTROBE~ control line or W1 (grounded), and the CLK signal from the ADC are used to interface the DAC to the ADC.

1.3 EVM Operating Modes

There are two modes of operation for the EVM:

- ☐ DSK/microprocessor mode
- ☐ Logic analyzer/signal generator mode

Each of these modes is discussed below.

1.4 Power and Cabling Requirements

The EVM dc supply voltages are analog ± 5 V and digital 5 V. These voltages should be supplied to the EVM through shielded twisted-pair wire for best performance. This type of power cabling minimizes any stray or transient pickup from the higher-frequency digital circuitry. A TLC1431 shunt regulator is used to generate 3.3-V DVCC supply for the onboard output buffers U8 and U9—provided on the EVM for driving high capacitance load—and the ADC's output driver power supply DRVDD. The best SNR performance is achieved when both DRVDD and DVCC = 3.3 V.

If a ribbon cable is used for interfacing to J7, the crosstalk between adjacent conductors is minimized if a shielded ribbon cable is used.

1.5 ADC Output Configuration

The ADC generates 2s complement data in a parallel format. For load capacitance less than 15 pF it is not necessary to buffer the output from the device.

1.6 Printed Circuit Assembly Options Available

To ensure the flexibility of the printed-circuit board (PCB), we have provided a variety of input-drive circuits on the THS1050/1060 EVM, to make it easy for the user to evaluate different drive techniques.

Table 1–3. Possible ADCs

ADC Part No.	No. of Bits	Speed	EVM Order No.
THS1050	10	50 MSP	THS1050
THS1060	10	60 MSP	THS1060

Ensure that the printed-circuit assembly (PCA) has the correct check mark on the silkscreen.

The PCA may have additional hardware to install, if appropriate.

Getting Started

This chapter describes the physical characteristics and PCB layout of the EVM, and lists the components used on the module.

Topic	Page
2.1 Physical Description	2-2
2.2 PowerPAD™	2-2
2.3 Parts List	2-6

2.1 Physical Description

The PWB is constructed in four layers (FR4 material) as shown in the following illustrations. The dimensions of the PWB are 4.625 in × 3.000 in (117.48 mm × 76.20 mm). See Figure 2–1.

2.2 PowerPAD™


The THS1050/1060 comes in a 48-pin HTQFP package with a Cu alloy plate on the bottom side of the package. The PowerPAD™ package provides good heat transfer performance from the die to the surroundings. The THS1050/1060 has power consumption of approximately 600 mW for 60 MHz operation.

The plots below show the actual size of the thermal pad used to connect the device Cu alloy plate to the PCB ground plane. A 6-mil thick laser cut stencil is used to dispense the solder paste during manufacturing of the EVM board.


Refer to the THS1050/1060 data sheet for more information on the device performance with the PowerPAD™ soldered to the board versus the performance when the PowerPAD™ is not soldered to the board. The actual test results were taken using the THS1050/1060 EVM.

Figures 2–2 through 2–5 show the tracking for each layer.

Figure 2–1. PWB Layers



TOP VIEW



BOTTOM VIEW

Figure 2–2. Layer 1




Figure 2–3. Layer 2






Figure 2–4. Layer 3*Figure 2–5. Layer 4*

2.3 Parts List

Quantity		Reference Description	Value	Footprint	Description	Manufacturer	Part Number
1050	10605						
1	1	N/A	PCB FAB	N/A	THS1265 EVM Fabrication – Rev B		
12	12	C30 C44 C47 C56 C57 C60 C62 C63 C69 C70 C71 C72	0.1 μ F	0508	Ceramic, X7R, 16 V, 15%	AVX/Murata	0508YC104MAT1W/ LL0508X7R104K16
15	15	C10 C19 C22 C25 C27 C3 C34 C51 C65 C7 C73 C74 C75 C76 C78	0.1 μ F	0805	Ceramic, X7R, 16 V, 10%	AVX/Murata	0805YC104KAT1A/ GRM40X7R104K016A
16	16	C11 C12 C14 C17 C18 C20 C26 C28 C32 C33 C5 C77 C8 C79 C80 C81	10 μ F	1206	Ceramic, Y5V, 10 V, 80/–20%	AVX/Murata	1206ZG106ZAT2A/ GRM42-6Y5V106Z010A
2	2	C15 C29	22 pF	0805	Ceramic, COG, 25 V, 10%	AVX/Murata	08053A220KAT2A/ GRM42-6COG220K025A
13	13	C21 C24 C4 C45 C46 C58 C59 C6 C61 C66 C67 C68 C9	0.01 μ F	0805	Ceramic, X7R, 16 V, 10%	AVX/Murata	0805YC103KAT1A/ GRM40X7R103K016A
1	1	C23	4.7 pF	0805	Ceramic, COG, 25 V, 10%	AVX/Murata	08053A4R7KAT2A/ GRM40COG5R0C025A
3	3	C39 C41 C52	4.7 μ F	0805	Ceramic, Y5V, 10 V, 80/–20%	AVX/Murata	0805ZG475ZAT1A/ GRM40Y5V475Z010A
8	8	C31 C35 C36 C38 C40 C53 C54 C55	1 μ F	0805	Ceramic, X7R, 10 V, 20%	AVX/Murata	0805ZC105MAT1A/ GRM40X7R105M010A
2	2	C43 C48	0.47 μ F	0805	Ceramic, X7R, 16 V, 10%	AVX/Murata	0805YC474KAT1A/ GRM40X7R474K016A
3	3	C37 C49 C50	1 nF	0805	Ceramic, X7R, 16 V, 10%	AVX/Murata	0805YC102KAT1A/ GRM40X7R102K016A
1	1	D1	Green LED	1206	Green 1206 size chip LED	Chicago Miniature	CMD15-21VGC
2	2	FB1 FB2	Ferrite Bead		Surface mount ferrite bead	Fair Rite	2743037447

Quantity		Reference Description	Value	Footprint	Description	Manufacturer	Part Number
1050	1060						
5	5	FB3 FB4 FB5 FB6 FB7	Ferrite Bead	0603	Surface mount ferrite bead	Murata/Fair Rite	BLM11HB601SD/ 2506033017Z0
5	5	J1 J2 J4 J5 J6	SMA Jack		PCB mount SMA jack	Johnson Components/ Lighthouse Tech.	142-0701-206/ LTI-SASF54NT
1	1	J3	Terminal Block		4 Terminal screw connector	Lumberg/Kaltron	KRMZ4/TB-04SLA
1	1	J7	17 × 2 × 0.1		34 Pin dual row header	Samtec	TWS-117-07-L-D
5	5	L1 L2 L3 L4 L5	4.7 μH	DO1608C	4.7uH, ±20%, 1.5 A	Coil Craft	DO1608C-472
3	3	R1 R2 R9	511	0805	0805 Chip resistor, 1%	Bourns	CR0805-FX-5110
28	28	R10 R11 R13 R34 R38 R39 R40 R41 R42 R43 R44 R45 R46 R47 R48 R49 R52† R53 R54 R55 R56 R57 R58† R59 R60 R61 R62 R63 R66 R6	49.9 ohm	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-49R9
13	13	R12 R15 R24 R64 R65 R32 R33 R50 R69 R70 R71 R72	0 ohm	1206	1206 Chip resistor, 5%	Bourns	CR1206-FX-000
1	1	R14	2.94K	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-2941
4	4	R17 R18 R30 R67	2K Pot		4 mm, 5T, SM potentiometer	Bourns	3214W-2-202E
2	2	R28 R29	100	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-1000
2	2	R31 R68	750	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-7500
1	1	R19	1.5K	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-1501
1	1	R23	1.05K	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-1051
3	3	R16 R25 R26	24.9	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-24R9
1	1	R22	24.9K	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-2492
5	5	R27 R3 R36 R5 R8	1K	0805	805 Chip resistor, 1%	Bourns	CR0805-FX-1001
2	2	R35 R37	383	0805	805 Chip resistor, 1%	Bourns	CR0805-FX-3830
1	1	R4	523	0805	805 Chip resistor, 1%	Bourns	CR0805-FX-5230

† R52 and R58 not used with THS1050/60

Quantity		Reference Description	Value	Footprint	Description	Manufacturer	Part Number
1050	1060						
1	1	R51	10K	1206	1206 Chip resistor, 5%	Bourns	CR1206-FX-103
1	1	R7	169	0805	805 Chip resistor, 1%	Bourns	CR0805-FX-1690
1	1	R21	8.06K	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-8061
2	2	R73 R74	10 Ω	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-10R0
1	1	T1	T1-6T-KK81	MC_KK81	RF transformer	Mini-Circuits	T1-6T-KK81/ADT1-6T-3
1	1	T2	T4-1T-KK81	MC_KK81	RF transformer	Mini-Circuits	T4-1T-KK81/ADT4-6T-1
2	2	TPA TPD	Test Point		Turret yype test pin	Cambion	180-7337-02-05
1	1	U1	THS4141	8-SOIC(D)	200 MHz differential op amp	Texas Instruments	THS4141CD/THS4141ID
1	1	U2	THS3201	8-SOIC(D)	1000 MHz, high speed amp	Texas Instruments	THS3201CD/THS3201ID
1†	1†	U3	VRE3050	8-SOP(D)	Precision voltage regulator	Thaler Corp.	VRE3050ASN/ VRE3050JSN
1	1	U4	MAX1682	5-SOT(DBV)	Switched capacitor voltage doubler	Maxim	MAX1682EUK-T
1	1	U5	TL1431	8-SOP(D)	Precision programmable reference	Texas Instruments	TL1431CD/TL1431QD
1		U6	THS1050	48-HTQFP(PHP)	10 bit, 50 MSPS ADC	Texas Instruments	THS1050CPHP/ THS1050IPHP
	1	U6	THS1060	48-HTQFP(PHP)	10 bit, 60 MSPS ADC	Texas Instruments	THS1060CPHP/ THS1060IPHP
1	1	U7	SN74AHC00	14-SOP(D)	Quad NAND gate	Texas Instruments	SN74AHC00DR
2	2	U8 U9	SN74AHC574	20-SOIC(DW)	3.3 V octal D-FF, 3-state	Texas Instruments	SN74AHC574DW
2	2	U10	SN74ABT244DW	20-SOIC(DW)	Octal buffer/driver	Texas Instruments	SN74ABT244DW
1	1	U11	TLE2227	16-SOIC(DW)	High speed, low noise, dual	Texas Instruments	TLS2227CDW
11	11	W1 W2 W3 W4 W5 W6 W7 W13 W14 W15	Shunt Jumper	2X2X.1	0.025"sq, 2 pin header, 0.1" centers	Samtec	TWS-102-07-L-S
4	4	W10 W11 W12 W9 W16	2 Position Jumper	2X3X.1	0.025"sq, 3 pin header, 0.1" centers	Samtec	TWS-103-07-L-S
1	1	X1	50, 60, 40 or 65 MHz Oscillator		Crystal oscillator	Epson	SG-8002DC-50 MHz/ SG-8002DC-60 MHz/ SG-8002DC-40 MHz/ SG-8002DC-65 MHz
†	†	U3 Alternate	MAX6250	8-SOP(D)	Precision voltage regulator	Maxim	MAX6250BCSA/ MAX6250ACSA

† Alternative device MAX6250

Quantity		Reference Description	Value	Footprint	Description	Manufacturer	Part Number
1050	1060						
Wire Jumper Defaults:							
MASK	MASK		Jumper Option		24 AWG solid bus wire		
Customer Installed Op-tions							
2	2	R20 R34	49.9 Ω	1206	1206 Chip resistor, 1%	Bourns	CR1206-FX-49R9
2	2	C42 C16	100 pF	0805	Ceramic, COG, 25 V, 10%	AVX/Murata	08053A101KAT2A/ GRM40COG101K025A
1	1	C64	220 pF	0805	Ceramic, COG, 25 V, 10%	AVX/Murata	08053A221KAT2A/ GRM40COG221K025A
1	1	C2	10 pF	0805	Ceramic, COG, 25 V, 10%	AVX	08053A100KAT2A/ GRM40COG100K025A
1	1	D2	BAV99	SOT-23	Dual, small signal diode	General Semi.	BAV99
2	2	C1 C13	1.8 pF	0805	Ceramic, COG, 25 V, 10%	AVX/Murata	08053A1R8KAT2A/ GRM40COG1R8K025A

† MAX6250 replacement device for VRE3050

User Configurations

This chapter describes the user-definable options.

Topic	Page
3.1 User Options	3-2
3.2 Analog/Digital Supply Voltages	3-3
3.3 Digital Input Configurations	3-4
3.4 Generating a Voltage Reference	3-6
3.5 Clock Source	3-7
3.6 Connector Pin and Function Assignments	3-8

3.1 User Options

The PCA ships in a state that enables immediate evaluation of the analog-to-digital converter (ADC). However, you can reconfigure various options through hardware. This chapter discusses these options to ensure that any reconfiguration is conducted properly.

The hardware on the PCA falls into various groups:

- ☐ Jumpers (shunts)
- ☐ Wire links


Table 3–1 lists jumper options, a brief description of each function, and information on where the option can be found.

Table 3–1. Jumper Functions

Jumper Reference	Function Description
W1	For bypassing C30
W2A	Connects transformer T1 pin 6 to GND
W2B	Use to connect transformer T1 to a differential voltage source
W2C	Connects –ve output of differential amp to the VIN– pin of the ADC
W3A	Connects amplifier THS3201 to T1 primary winding
W3B	Use to connect transformer T1 to a differential voltage source
W3C	Connects +ve output of differential amp to the VIN+ pin of the ADC
W4	Connects external REF– to REFIN–
W5	Connects external REF+ to REFIN–
W6	Connects REFOUT– to REFIN–
W7	Connects REFOUT+ to REFIN+
W8	Connects the clock signal from J5 to circuit used to derive CLK signal
W9	Selects transformer T1 secondary dc bias, either Vcm from the ADC or the external adjustable common mode dc biasing voltage
W10	Selects 5 V(DVDD) or 3.3 V(DVcc) as the VCC supply to the on-board oscillator and the circuit used to generate the CLK output signal
W11	Selects clock source J6 or 50, 60 or 65 MHz osc output
W12	Selects 3.3 V or 5 V as DRDD input voltage
W13	Connects CLK signal to J7
W14	GND W14 to disable internal VREF+/VREF–
W15	Use to GND $\overline{OE}$ of U8/U9
W16	Selects transformer T2 secondary dc bias, either Vcm from the ADC or the external adjustable common mode dc biasing voltage
W17	Connects U10A output to T2 and the circuit used to generate CLK to J7–33

Figure 3–1 indicates the physical locations of this hardware.

Figure 3–1. Physical Locations of Each Jumper



3.2 Analog/Digital Supply Voltages

Two options supply power to the analog/digital sections of the EVM:

- ☐ 3.3 V (DVcc) or 5 V digital DVDD (the THS1050/1060 output buffer is powered from 3.3V or 5 V, while the VCC input to the two SN74AHC574 buffers is tied to 3.3 V.)
- ☐ 5 V analog AVDD
- ☐ 5 V (+VOP) operational amplifier positive supply voltage
- ☐ –5V (–VOP) operational amplifier negative supply voltage

Configure the power supply voltages in accordance with Table 3–2.

Table 3–2. Analog Voltage Supply Configuration Options

J3 Connector	Function
J3–1	5 V (+VOP)
J2–2	5 V (AVDD)
J3–3	AGND
J3–4	–5 V (–VOP)

3.3 Digital Input Configurations

A variety of options are available to configure the digital inputs. This section describes these options, along with the jumper settings required.

Table 3–3. Digital Input Options

Digital Input Option	Connector Reference and Type
	IDC
Apply input $\overline{\text{PWD}}$ signal from DSP to J7	J7 – 7 × 17 plug
Apply output buffers control signal, $\overline{\text{OE}}$, from DSP to J7 (pin 5)	J7 – 5 × 17 plug
3.3 V DVcc output from J7	J7 – 1/3 × 17 plug

The user selects the above configurations based on the test equipment available. These are discussed below.

When jumper W15 is in place, the output of U8 and U9 is enabled. This configuration is used when the EVM is not hooked up to a DSP board. When using the EXT_VREF+/EXT_VREF– inputs W14 can be used to power down the internal voltage reference. Thus when using the internal voltage reference, no connection should be made to W14.

Using nothing more elaborate than a few control lines from a DSP, J7 can be used to effectively store in memory the 2s complement ADC output data.

Figure 3–2. Direct Connect Jumper Configuration for THS1050/1060 EVM




Table 3–4. Shipping Condition of Jumpers W1 through W17

Jumper	Pins 1 and 2	Pins 2 and 3
W1	Jumper not installed	N/A
W2A	Jumper installed	N/A
W2B	Jumper not installed	N/A
W2C	Jumper not installed	N/A
W3A	Jumper not installed	N/A
W3B	Jumper not installed	N/A
W3C	Jumper not installed	N/A
W4	Jumper not installed	N/A
W5	Jumper not installed	N/A
W6	Jumper not installed	N/A
W7	Jumper installed	N/A
W8	Jumper installed	N/A
W9	Jumper installed	Jumper not installed
W10	Jumper installed	Jumper not installed
W11	Jumper installed	Jumper not installed
W12	Jumper not installed	Jumper installed
W13	Jumper installed	N/A
W14	Jumper not installed	N/A
W15	Jumper installed	N/A
W16	Jumper not installed	Jumper installed
W17	Jumper not installed	N/A

3.4 Generating a Voltage Reference

Two options provide the voltage reference:

- ☐ Internal reference
- ☐ Onboard external reference

3.4.1 Internal Reference

To set the THS1050/1060 to use the REFOUT+ and REFOUT– as the input voltages to the on-chip internal reference circuit requires the jumper configuration shown in Table 3–5.

Table 3–5. Jumper Configuration for Internal Reference Voltage

Jumper	Pins 1 and 2	Pins 2 and 3
W4 (EXT_VREF+)	Jumper not installed	N/A
W5 (EXT_VREF–)	Jumper not installed	N/A
W6 (+2V)	Jumper installed	N/A
W7 (+3V)	Jumper installed	N/A
W14	Jumper not installed	N/A

3.4.2 Onboard External Reference

To select the on-board external reference voltage, the user should follow the jumper configuration shown in the following figure.

Table 3–6. External VREF for U6 Jumper Configuration

Jumper	Pins 1 and 2	Pins 2 and 3
W4 (EXT_VREF+)	Jumper installed	N/A
W5 (EXT_VREF–)	Jumper installed	N/A
W6	Jumper not installed	N/A
W7	Jumper not installed	N/A

It is important to understand that the reference voltage plays a fundamental part in the conversion process. Changes in the value of the reference voltage are reflected in the full-scale range of the device. The variation in voltage for the reference should ideally contribute less than 1/2 an LSB of error to the total conversion process.

When using the onboard external precision voltage reference, install W14 or take the $\overline{\text{PWD}}$ line LOW to power down the device internal voltage reference. Disabling the internal voltage reference while using an external voltage reference avoids the need for the 4.7 μF capacitor on U6 pins 8 and 9. The normal ADC operation with an external voltage reference and U6–13 tied to GND, requires a 1 μF (or greater) capacitor on pins 8 and 9 of U6.

3.5 Clock Source

The THS1050/1060 requires an external clock. On the EVM there are three possible external sources for the ADC clock. To obtain optimum device performance the user should adhere to the minimum data-to-clock transition setup and hold times specified in the data sheet SLAS212. Violating these timing parameters may result in increased converter output noise level.

The clock for the ADC is derived from either the DSP, a crystal oscillator, a generator driving an ABT244 buffer, or a low jitter clock source. The clock signal is normally a sine wave or square wave signal with amplitude ≥ 3.5 V peak.

3.5.1 External Clock Generation

The maximum operational speed of the THS1050/1060 is 50/60 MHz when operating from a AVDD supply of 5 V and DVDD supply of 5 V. The clock signal is derived from either a low jitter clock source such as the HP8133A or the DSP CLKOUT signal, which usually is a less precise clock source.

3.5.2 Digital Output Circuit

Two SN74AHC574 buffers are used to interface the ADC to output connector J7. The resistor shown connected to Q[6:1] improves damping of the ADC buffered out lines.

3.6 Connector Pin and Function Assignments

This section details the pinouts and functions for all user connectors.

Table 3–7. Connector Pin and Function Assignments

Reference Designator	Function
J7	ADC 2s complement parallel output/DSP interface
W11, J5, J6	Clock input
J3	Digital circuit supply voltage
J3	Analog supply voltages
J1,J2,J4	Analog input

Table 3–8. J3 Power Connector

Pin Number	Function
J3–1	Operational amplifier +5 V power
J3–2	Analog power 5 V/5 V DVDD
J3–3	AGND
J3–4	Operational amplifier –5 V power

Table 3–9. J1, J2, and J4 Analog Input Signal Connectors

SMA	Function	SMA	Function
J1–1	Single-ended analog input via differential amplifier	J1–2	AGND
J2–1	Single-ended analog input via operational amplifier	J6–2	AGND
J4–1	Single-ended input to T1 transformer	J4–2	AGND

Table 3–10. W11, J5, and J6 Clock Input Connectors

SMA	Function	SMA	Function
W11 pin 2/3	Single-ended clock oscillator input to T2 via SN74ABT244 buffer		
J5–1	Single-ended clock input to T2, 1:2 ratio step up voltage transformer	J5–2	AGND
J6–1	Single-ended input via SN74ABT244 to T2, 1:2 ratio step up transformer	J6–2	AGND

Table 3–11. J7, 2s Complement Parallel Data Connector/DSP Interface Connector

Pin Number	Function	Pin Number	Function
1	DVcc(3.3 V o/p)	2	Ground (digital)
3	DVcc(3.3 V o/p)	4	Ground (digital)
5	$\overline{OE}$ (i/p)	6	Ground (digital)
7	$\overline{PWD}$ (i/P)	8	Ground (digital)
9	D11(MSB) (o/p)	10	Ground (digital)
11	D10 (o/p)	12	Ground (digital)
13	D09 (o/p)	14	Ground (digital)
15	D08 (o/p)	16	Ground (digital)
17	D07 (o/p)	18	Ground (digital)
19	D06 (o/p)	20	Ground (digital)
21	D05 (o/p)	22	Ground (digital)
23	D04 (o/p)	24	Ground (digital)
25	D03 (o/p)	26	Ground (digital)
27	D02 (o/p)	28	Ground (digital)
29	D01 (o/p)	30	Ground (digital)
31	D00 (LSB) (o/p)	32	Ground (digital)
33	CLK/CLKOUT(i/p –W13 opened– or o/p W13 connected)	34	Ground (digital)

Control Modes

The PWD, DRVDD REFIN+, REFIN–, REFOUT+, REFOUT– and Vcm pins of the THS1050/1060 control various ADC features and functions.

This section describes the function of these pins.

Topic	Page
4.1 $\overline{\text{PWD}}$ Input Pin	4-2
4.2 DRVDD Input Pin	4-2
4.3 REFOUT+ Output Pin	4-2
4.4 REFIN+ Input Pin	4-2
4.5 REFOUT– Output Pin	4-2
4.6 REFIN– Input Pin	4-2
4.7 Vcm Output Pin	4-2

4.1 $\overline{\text{PWD}}$ Input Pin

The $\overline{\text{PWD}}$ pin is used for powering down the device internal voltage reference. It is an active high asynchronous power-down input. The device has an internal pulldown. W14 or the $\overline{\text{PWD}}$ input signal is used to control the power-down input.

4.2 DRVDD Input Pin

DRVDD = 3.3 V

When the DRVDD pin is connected to 3.3 V (DVcc), the device output buffer is configured for 3 V logic voltage levels.

DRVDD = 5 V

When the DRVDD pin is connected to 5 V, the device output buffer is configured for 5 V logic voltage levels.

4.3 REFOUT+ Output Pin

The REFOUT+ is nominally 3 V. In view of the low current required by the THS1050/1060 voltage reference circuit, REFOUT+ is ideal for supplying the REFIN+ input voltage. Jumper W7 is used to connect REFOUT+ to the REFIN+ pin.

When using the external reference voltage provided through W5, shunt W7 should be removed from the board.

4.4 REFIN+ Input Pin

The REFIN+ dc input voltage is provided either from the REFOUT+ output or from the onboard precision voltage reference circuit. When using the REFOUT+ to drive the REFIN+ input pin, connect W7 and make sure shunt W5 is removed from the board.

4.5 REFOUT– Output Pin

The REFOUT– is nominally 2 V dc and is one of the two voltage sources used to supply input voltage to the REFIN– input pin of the THS1050/1060. The other voltage source for supplying REFOUT– is via W4 – from the precision voltage reference circuit.

4.6 REFIN– Input Pin

The REFIN– dc input voltage is provided either from the REFOUT– or from the on-board precision voltage reference circuit. When using REFOUT– to drive the REFIN– input pin connect W6 and disconnect W4.

4.7 Vcm Output Pin

The THS1050/1060 outputs a nominal 2.4 V-dc common-mode voltage (Vcm). This voltage is used to dc bias the secondary side of the two r.f. transformers and provide the common mode voltage for the THS4141 differential amplifier.

Schematics

A complete schematic including all power supply line decoupling is shown in Appendix A.

D

C

B

A

D

C

B

A

THS1265_REVC_1
THS1265_REVC_1.Sch

CLK	REF-
CLK	REF+
CLK	/PWD
/PWD	/PWD

THS1265_REVC_2
THS1265_REVC_2.Sch

REF-	☐
REF+	☐

12500 TI Boulevard. Dallas, Texas 75243

Title:

Engineer:

Drawn By:

FILE:


SIZE:	
-------	--


DATE: 25-Jul-2000


REV:	
------	--

SHEET

OF:







12500 TI Boulevard, Dallas, Texas 75243

Title: THS1265 Evaluation Module Schematic

Engineer: P. Miller	SIZE:	DATE: 29-Mar-2000	REV: B
Drawn By:	FILE: A3\EVMS\1265EVM	SHEET: 2 OF 2	