## 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

SLAS287 - AUGUST 2000

#### features

- Simultaneous Sampling of 2 Single-Ended Signals or 1 Differential Signal
- Signal-to-Noise and Distortion Ratio: 59 dB at f<sub>1</sub> = 2 MHz
- Differential Nonlinearity Error: ±1 LSB
- Integral Nonlinearity Error: ±1 LSB
- Auto-Scan Mode for 2 Inputs
- 3-V or 5-V Digital Interface Compatible
- Low Power: 216 mW Max at 5 V Max
- Power Down: 1 mW Max
- 5-V Analog Single Supply Operation
- Internal Voltage References . . . 50 PPM/°C and ±5% Accuracy
- Glueless DSP Interface
- Parallel μC/DSP Interface

#### applications

- Radar Applications
- Communications
- Control Applications
- High-Speed DSP Front-End
- Automotive Applications

#### (TOP VIEW) D0 NC 31 RESET D1 2 D2 | 3 30 AINP D3 29 AINM D4 28 | REFIN D5 27 REFOUT 6 26 ∏ REFP $BV_{DD}$ 25 🛮 REFM **BGND** 24 🛮 AGND D6 9 $\mathsf{AV}_\mathsf{DD}$ D7 10 23 ∏ n cso D8 11 22 D9 12 21 CS1 RA0 13 20 WR (R/W) 19 🛮 RD RA1 **1**4 CONV CLK 15 18 DV<sub>DD</sub> SYNC 16 17 Π DGND

DA PACKAGE

#### description

The THS1009 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS1009 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application.

The THS1009C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C, and the THS1009I is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **AVAILABLE OPTIONS**


	PACKAGED DEVICE
TA	TSSOP (DA)
0°C to 70°C	THS1009CDA
–40°C to 85°C	THS1009IDA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### functional block diagram





#### **Terminal Functions**

TERMI	TERMINAL		TERMINAL		NAL		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION						
AINP	30	I	Analog input, single-ended or positive input of differential channel A						
AINM	29	I	Analog input, single-ended or negative input of differential channel A						
AV <sub>DD</sub>	23	I	Analog supply voltage						
AGND	24	I	Analog ground						
BV <sub>DD</sub>	7	ı	Digital supply voltage for buffer						
BGND	8	ı	Digital ground for buffer						
CONV_CLK	15	I	Digital input. This input is the conversion clock input.						
CS0	22	I	Chip select input (active low)						
CS1	21	I	Chip select input (active high)						
SYNC	16	0	Synchronization output. This signal indicates in a multi-channel operation that data of channel A is brought to the digital output and can therefore be used for synchronization.						
DGND	17	ı	Digital ground. Ground reference for digital circuitry.						
DV <sub>DD</sub>	18	ı	Digital supply voltage						
D0 – D9	1–6, 9–12	I/O/Z	Digital input, output; D0 = LSB						
RA0	13	I	Digital input. RA0 is used as an address line (RA0) for the control register. This is required for writing to control register 0 and control register 1. See Table 8.						
RA1	14	I	Digital input. RA1 is used as an address line (RA1) for the control register. This is required for writing to control register 0 and control register 1. See Table 8.						
NC	32	0	Not connected						
REFIN	28	I	Common-mode reference input for the analog input channels. It is recommended that this pin be connected to the reference output REFOUT.						
REFP	26	I	Reference input, requires a bypass capacitor of $10\mu\text{F}$ to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 9.						
REFM	25	I	Reference input, requires a bypass capacitor of $10\mu\text{F}$ to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 9.						
RESET	31	I	Hardware reset of the THS1009. Sets the control register to default values.						
REFOUT	27	0	Analog fixed reference output voltage of 2.5 V. Sink and source capability of 250 $\mu$ A. The reference output requires a capacitor of 10 $\mu$ F to AGND for filtering and stability.						
RD†	19	I	The RD input is used only if the WR input is configured as a write only input. In this case, it is a digital input, active low as a data read select from the processor. See timing section.						
WR (R/W)†	20	I	This input is programmable. It functions as a read-write input (R/W) and can also be configured as a write-only input (WR), which is active low and used as data write select from the processor. In this case, the RD input is used as a read input from the processor. See timing section.						

<sup>†</sup> The start-conditions of  $\overline{RD}$  and  $\overline{WR}$  (R/W) are unknown. The first access to the ADC has to be a write access to initialize the ADC.



## THS1009 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

SLAS287 – AUGUST 2000

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, DGND to DV <sub>DD</sub>	
BGND to BV <sub>DD</sub>	
AGND to AVDD	
Analog input voltage range	AGND – 0.3 V to AV <sub>DD</sub> + 1.5 V
Reference input voltage	
Digital input voltage range	$\dots$ -0.3 V to BV <sub>DD</sub> /DV <sub>DD</sub> + 0.3 V
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating free-air temperature range, THS1009C	0°C to 70°C
THS1009I	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

#### power supply

		MIN	NOM	MAX	UNIT
	$AV_{DD}$	4.75	5	5.25	
Supply voltage	$DV_DD$	4.75	5	5.25	V
	BV <sub>DD</sub>	3		5.25	

#### analog and reference inputs

	MIN	NOM	MAX	UNIT
Analog input voltage in single-ended configuration	VREFM		$V_{REFP}$	V
Common-mode input voltage V <sub>CM</sub> in differential configuration	1	2.5	4	V
External reference voltage, VREFP (optional)		3.5	AV <sub>DD</sub> -1.2	V
External reference voltage, VREFM (optional)	1.4	1.5		V
Input voltage difference, REFP – REFM		2		V

#### digital inputs

		MIN	NOM	MAX	UNIT
High level input voltage V	BV <sub>DD</sub> = 3.3 V	2			V
High-level input voltage, V <sub>IH</sub>	BV <sub>DD</sub> = 5.25 V	2.6			V
Low level input voltage. Vu	BV <sub>DD</sub> = 3.3 V			0.6	V
Low-level input voltage, V <sub>IL</sub>	BV <sub>DD</sub> = 5.25 V			0.6	V
Input CONV_CLK frequency	DV <sub>DD</sub> = 4.75 V to 5.25 V	0.1		6	MHz
CONV_CLK pulse duration, clock high, tw(CONV_CLKH)	DV <sub>DD</sub> = 4.75 V to 5.25 V	62	62	5000	ns
CONV_CLK pulse duration, clock low, tw(CONV_CLKL)	DV <sub>DD</sub> = 4.75 V to 5.25 V	62	62	5000	ns
Operating free air temperature T.	THS1009CDA	0		70	°C
Operating free-air temperature, T <sub>A</sub>	THS1009IDA	-40		85	



electrical characteristics over recommended operating conditions,  $AV_{DD} = DV_{DD} = 5 \text{ V}$ ,  $BV_{DD} = 3.3 \text{ V}$ ,  $V_{REF} = \text{internal (unless otherwise noted)}$ 

#### digital specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital	inputs					
ΙΗ	High-level input current	DV <sub>DD</sub> = digital inputs	-50		50	μΑ
I <sub>I</sub> L	Low-level input current	Digital input = 0 V	-50		50	μΑ
Ci	Input capacitance			5		pF
Digital	outputs					
Vон	High-level output voltage	$I_{OH} = 50 \mu A$ , $BV_{DD} = 3.3 V$ , 5 V	BV <sub>DD</sub> -0.5			V
VOL	Low-level output voltage	$I_{OL} = -50 \mu\text{A},  BV_{DD} = 3.3 \text{V}, 5 \text{V}$			0.4	V
loz	High-impedance-state output current	CS1 = DGND, CS0 = DV <sub>DD</sub>	-10		10	μΑ
CO	Output capacitance			5		pF
CL	Load capacitance at databus D0 - D9				30	pF

electrical characteristics over recommended operating conditions,  $AV_{DD} = DV_{DD} = 5 \text{ V}$ ,  $BV_{DD} = 3.3 \text{ V}$ ,  $f_s = 8 \text{ MSPS}$ ,  $V_{REF} = \text{internal (unless otherwise noted)}$ 

#### dc specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution	on		10			Bits
Accurac	су					
	Integral nonlinearity, INL				±1	LSB
	Differential nonlinearity, DNL				±1	LSB
	Offset error	After calibration in single-ended mode		±5		LSB
	Oliset error	After calibration in differential mode	-10		10	LSB
	Gain error		-10		10	LSB
Analog i	input					
	Input capacitance			15		pF
	Input leakage current	VAIN = VREFM to VREFP			±10	μΑ
Internal	voltage reference					
	Accuracy, V <sub>REFP</sub>		3.3	3.5	3.7	V
	Accuracy, V <sub>REFM</sub>		1.4	1.5	1.6	V
	Temperature coefficient			50		PPM/°C
	Reference noise			100		μV
	Accuracy, REFOUT		2.475	2.5	2.525	V
Power s	upply					
I <sub>DDA</sub>	Analog supply current	$AV_{DD} = 5 \text{ V}, BV_{DD} = DV_{DD} = 3.3 \text{ V}$		36	40	mA
I <sub>DDD</sub>	Digital supply current	$AV_{DD} = 5 \text{ V}, BV_{DD} = DV_{DD} = 3.3 \text{ V}$		0.5	3	mA
I <sub>DDB</sub>	Buffer supply current	$AV_{DD} = 5 \text{ V}, BV_{DD} = DV_{DD} = 3.3 \text{ V}$		1.5	4	mA
	Power dissipation	$AV_{DD} = 5 \text{ V}, BV_{DD} = DV_{DD} = 3.3 \text{ V}$		186	216	mW
	Power dissipation in power-down mode with conversion clock inactivated	AV <sub>DD</sub> = 5 V, BV <sub>DD</sub> = DV <sub>DD</sub> = 3.3 V			0.25	mW



#### THS1009 10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

SLAS287 - AUGUST 2000

# electrical characteristics over recommended operating conditions, $V_{REF}$ = internal V, $f_{S}$ = 8 MSPS, $f_{I}$ = 2 MHz at -1dB (unless otherwise noted)

#### ac specifications, $AV_{DD} = DV_{DD} = 5 \text{ V}$ , $BV_{DD} = 3.3 \text{ V}$ , $C_L < 30 \text{ pF}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SINAD	Signal to paiga ratio I distortion	Differential mode	56	59		dB
SINAD	Signal-to-noise ratio + distortion	Single-ended mode	55	58		dB
SNR	Signal-to-noise ratio	Differential mode	59	61		dB
SINK	Signal-to-noise ratio	Single-ended mode	58	60		dB
THD	Total harmonic distortion	Differential mode		-64		dB
וחט	Total Harmonic distortion	Single-ended mode		-63		dB
ENOB	Effective number of bits	Differential mode	9	9.5		Bits
ENOB	Ellective number of bits	Single-ended mode	8.85	9.35		Bits
SFDR	Courieus free dynamic range	Differential mode	61	65		dB
SFUR	Spurious free dynamic range	Single-ended mode	60	64		dB
Analog i	nput					
	Full-power bandwidth with a source impedance of 150 $\boldsymbol{\Omega}$ in differential configuration.	Full scale sinewave, -3 dB		96		MHz
	Full-power bandwidth with a source impedance of 150 $\boldsymbol{\Omega}$ in single-ended configuration.	Full scale sinewave, -3 dB		54		MHz
	Small-signal bandwidth with a source impedance of 150 $\boldsymbol{\Omega}$ in differential configuration.	100 mVpp sinewave, −3 dB		96		MHz
	Small-signal bandwidth with a source impedance of 150 $\boldsymbol{\Omega}$ in single-ended configuration.	100 mVpp sinewave, −3 dB		54		MHz

#### timing specifications, $AV_{DD} = DV_{DD} = 5 \text{ V}$ , $BV_{DD} = 3.3 \text{ V}$ , $V_{REF} = \text{internal}$ , $C_L < 30 \text{ pF}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> pipe	Latency			5		CONV CLK
tsu(CONV_CLKL-READL)	Setup time, CONV_CLK low before CS valid		10			ns
tsu(READH-CONV_CLKL)	Setup time, CS invalid to CONV_CLK low		20			ns
td(CONV_CLKL-SYNCL)	Delay time, CONV_CLK low to SYNC low				10	ns
td(CONV CLKL-SYNCH)	Delay time, CONV_CLK low to SYNC high				10	ns



#### detailed description

#### reference voltage

The THS1009 has a built-in reference, which provides the reference voltages for the ADC. VREFP is set to 3.5 V and VREFM is set to 1.5 V. An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively.

#### analog inputs

The THS1009 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured as single-ended or differential inputs. The desired analog input channel can be programmed.

#### converter

The THS1009 uses a 10-bit pipelined multistaged architecture which achieves a high sample rate with low power consumption. The THS1009 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the number of comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the eighth stages operate on the seven preceding samples.

#### conversion

An external clock signal with a duty cycle of 50% has to be applied to the clock input (CONV\_CLK). A new conversion is started with every falling edge of the applied clock signal. The conversion values are available at the output with a latency of 5 clock cycles.

#### sampling rate

The maximum possible conversion rate per channel is dependent on the selected analog input channels. Table 1 shows the maximum conversion rate for the different combinations.

Table 1. Maximum Conversion Rate in Continuous Conversion Mode

CHANNEL CONFIGURATION	NUMBER OF CHANNELS	MAXIMUM CONVERSION RATE PER CHANNEL
1 single-ended channel	1	8 MSPS
2 single-ended channels	2	4 MSPS
1 differential channel	1	8 MSPS

The maximum conversion rate per channel, fc, is given by:

$$fc = \frac{8 \text{ MSPS}}{\text{\# channels}}$$




#### detailed description (continued)

#### continuous conversion mode

During conversion the ADC operates with a free running external clock signal applied to the input CONV\_CLK. With every falling edge of the CONV\_CLK signal a new converted value is available to the databus with the corresponding read signal. The THS1009 offers up to four analog inputs to be selected. It is important to provide the channel information to the system, this means to know which channel is available to the databus. To maintain this channel integrity, the THS1009 has an output signal SYNC, which is always active low if the data of channel 1 is applied to the databus.

Figure 1 shows the timing of the conversion when one analog input channel is selected. The maximum throughput rate is 8 MSPS in this mode. The signal SYNC is disabled for the selection of one analog input since this information is not required for one analog input. There is a certain timing relationship required for the read signal with respect to the conversion clock. This can be seen in Figure 2 and Table 2. A more detailed description of the timing is given in the section timing and signal description of the THS1009.




TREAD is the logical combination from CS0, CS1 and RD

Figure 1. Conversion Timing in 1-Channel Operation



#### continuous conversion mode (continued)

Figure 3 shows the conversion timing when two analog input channels are selected. The maximum throughput rate per channel is 4 MSPS in this mode. The data flow in the bottom of the figure shows the order the converted data is available to the data bus. This can be seen in Figure 2 and Table 2. A more detailed description of the timing is given in the section timing and signal description of the THS1009.



†READ is the logical combination from CS0, CS1 and RD

Figure 2. Conversion Timing in 2-Channel Operation



#### digital output data format

The digital output data format of the THS1009 can either be in binary format or in twos complement format. The following tables list the digital outputs for the analog input voltages.

**Table 2. Binary Output Format for Single-Ended Configuration** 

SINGLE-ENDED, BINARY OUTPUT					
ANALOG INPUT VOLTAGE DIGITAL OUTPUT CODE					
AIN = VREFP	3FFh				
$AIN = (V_{REFP} + V_{REFM})/2$	200h				
AIN = V <sub>REFM</sub>	000h				

**Table 3. Twos Complement Output Format for Single-Ended Configuration** 

SINGLE-ENDED, TWOS COMPLEMENT					
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE				
AIN = V <sub>REFP</sub>	1FFh				
AIN = (V <sub>REFP</sub> + V <sub>REFM</sub> )/2	000h				
AIN = VREFM	200h				

**Table 4. Binary Output Format for Differential Configuration** 

DIFFERENTIAL, BINARY OUTPUT							
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE						
$V_{in} = AINP - AINM$ $V_{REF} = V_{REFP} - V_{REFM}$							
V <sub>in</sub> = V <sub>REF</sub>	3FFh						
V <sub>in</sub> = 0	200h						
V <sub>in</sub> = -V <sub>REF</sub>	000h						

**Table 5. Twos Complement Output Format for Differential Configuration** 

DIFFERENTIAL, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
V <sub>in</sub> = AINP – AINM VREF = VREFP – VREFM						
Vin = VREF	1FFh					
$V_{in} = 0$	000h					
V <sub>in</sub> = -V <sub>REF</sub>	200h					

#### **ADC** control register

The THS1009 contains two 10-bit wide control registers (CR0, CR1) in order to program the device into the desired mode. The bit definitions of both control registers are shown in Table 6.

Table 6. Bit Definitions of Control Register CR0 and CR1

BIT	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CR0	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	MODE	VREF
CR1	RESERVED	OFFSET	BIN/2's	R/W	RES	RES	RES	RES	RES	RESET

#### writing to control register 0 and control register 1

The 10-bit wide control register 0 and control register 1 can be programmed by addressing the desired control register and writing the register value to the ADC. The addressing is performed with the upper bits RA0 and RA1. During this write process, the data bits D0 to D9 contain the desired control register value. Table 7 shows the addressing of each control register.

**Table 7. Control Register Addressing** 

D0 – D9	RA0	RA1	Addressed Control Register
Desired register value	0	0	Control register 0
Desired register value	1	0	Control register 1
Desired register value	0	1	Reserved for future
Desired register value	1	1	Reserved for future

#### initialization of the THS1009

The initialization of the THS1009 should be done according to the configuration flow shown in Figure 3.




Figure 3. THS1009 Configuration Flow



#### **ADC** control registers

#### control register 0, write only (see Table 8)

_	_	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
_	-	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	RES	VREF

#### **Table 8. Control Register 0 Bit Functions**

BITS	RESET VALUE	NAME	FUNCTION
0	0	VREF	Vref select: Bit $0 = 0 \rightarrow$ The internal reference is used Bit $0 = 1 \rightarrow$ The external reference voltage is used for the ADC
1	0	RES	Reserved
2	0	PD	Power down.  Bit $2 = 0 \rightarrow$ The ADC is active  Bit $2 = 1 \rightarrow$ Power down
			The reading and writing to and from the digital outputs is possible during power down.
3, 4	0,0	CHSEL0, CHSEL1	Channel select Bit 3 and bit 4 select the analog input channel of the ADC. Refer to Table 8.
5,6	1,0	DIFF0, DIFF1	Number of differential channels Bit 5 and bit 6 contain information about the number of selected differential channels. Refer to Table 8.
7	0	SCAN	Autoscan enable Bit 7 enables or disables the autoscan function of the ADC. Refer to Table 8.
8,9	0,0	TEST0, TEST1	Test input enable Bit 8 and bit 9 control the test function of the ADC. Three different test voltages can be measured. This feedback allows the check of all hardware connections and the ADC operation. Refer to Table 6 for selection of the three different test voltages.

#### analog input channel selection

The analog input channels of the THS1009 can be selected via bits 3 to 7 of control register 0. One single channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0. Bit 5 controls the selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more than one input channel is selected. Table 9 shows the possible selections.

**Table 9. Analog Input Channel Configurations** 

BIT 7 SCAN	BIT 6 DIFF1	BIT 5 DIFF0	BIT 4 CHSEL1	BIT 3 CHSEL0	DESCRIPTION OF THE SELECTED INPUTS
0	0	0	0	0	Analog input AINP (single ended)
0	0	0	0	1	Analog input AINM (single ended)
0	0	0	1	0	Reserved
0	0	0	1	1	Reserved
0	0	1	0	0	Differential channel (AINP-AINM)
0	0	1	0	1	Reserved
1	0	0	0	1	Autoscan two single ended channels: AINP, AINM, AINP,
1	0	0	1	0	Reserved
1	0	0	1	1	Reserved
1	0	1	0	1	Reserved
1	0	1	1	0	Reserved
1	1	0	0	1	Reserved
0	0	1	1	0	Reserved
0	0	1	1	1	Reserved
1	0	0	0	0	Reserved
1	0	1	0	0	Reserved
1	0	1	1	1	Reserved
1	1	0	0	0	Reserved
1	1	0	1	0	Reserved
1	1	0	1	1	Reserved
1	1	1	0	0	Reserved
1	1	1	0	1	Reserved
1	1	1	1	0	Reserved
1	1	1	1	1	Reserved

#### test mode

The test mode of the ADC is selected via bit 8 and bit 9 of control register 0. The different selections are shown in Table 10.

Table 10. Test Mode

BIT 9 TEST1	BIT 8 TEST0	OUTPUT RESULT
0	0	Normal mode
0	1	V <sub>REFP</sub>
1	0	((VREFM)+(VREFP))/2
1	1	VREFM

Three different options can be selected. This feature allows support testing of hardware connections between the ADC and the processor.



#### analog input channel selection (continued)

#### control register 1, write only (see Table 11)

_	_	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
_	_	RESERVED	OFFSET	BIN/2s	R/W	RES	RES	RES	RES	RES	RESET

#### **Table 11. Control Register 1 Bit Functions**

BITS	RESET VALUE	NAME	FUNCTION
0	0	RESET	Reset
			Writing a 1 into this bit resets the device and sets the control register 0 and control register 1 to the reset values. To bring the device out of RESET, a 0 has to be written into this bit.
1	0	RES	Reserved
2, 3	0,0	RES	Reserved
4	1	RES	Reserved
5	1	RES	Reserved
6	0	R/W	R/W, RD/WR selection
			Bit 6 of control register 1 controls the function of the inputs $\overline{RD}$ and $\overline{WR}$ . When bit 6 in control register 1 is set to 1, $\overline{WR}$ becomes a R/W input and $\overline{RD}$ is disabled. From now on a read is signalled with R/W high and a write with R/W as a low signal. If bit 6 in control register 1 is set to 0, the input $\overline{RD}$ becomes a read input and the input $\overline{WR}$ becomes a write input.
7	0	BIN/2s	Complement select
			If bit 7 of control register 1 is set to 0, the output value of the ADC is in twos complement. If bit 7 of control register 1 is set to 1, the output value of the ADC is in binary format. Refer to Table 20 through Table 23.
8	0	OFFSET	Offset cancellation mode Bit $8 = 0 \rightarrow$ normal conversion mode Bit $8 = 1 \rightarrow$ offset calibration mode
			If a 1 is written into bit 8 of control register 1, the device internally sets the inputs to zero and does a conversion. The conversion result is stored in an offset register and subtracted from all conversions in order to reduce the offset error.
9	0	RESERVED	Always write 0.

#### timing and signal description of the THS1009

The reading from the THS1009 and writing to the THS1009 is performed by using the chip select inputs  $(\overline{CS0}, CS1)$ , the write input  $\overline{WR}$  and the read input  $\overline{RD}$ . The write input is configurable to a combined read/write input  $(R/\overline{W})$ . This is desired in cases where the connected processor consists of a combined read/write output signal  $(R/\overline{W})$ . The two chip select inputs can be used to interface easily to a processor.

Reading from the THS1009 takes place by an internal  $\overline{RD}_{int}$  signal, which is generated from the logical combination of the external signals  $\overline{CSO}$ ,  $\overline{CSO}$  and  $\overline{RD}$  (see Figure 4). This signal is then used to strobe out the words and to enable the output buffers. The last external signal (either  $\overline{CSO}$ ,  $\overline{CSO}$ ) to become valid makes  $\overline{RD}_{int}$  active while the write input ( $\overline{WR}$ ) is inactive. The first of those external signals switching to its inactive state deactivates  $\overline{RD}_{int}$  again.

Writing to the THS1009 takes place by an internal  $\overline{WR}_{int}$  signal, which is generated from the logical combination of the external signals  $\overline{CS0}$ , CS1 and  $\overline{WR}$ . This signal strobes the control words into the control registers 0 and 1. The last external signal (either  $\overline{CS0}$ , CS1 or  $\overline{WR}$ ) to become valid switches  $\overline{WR}_{int}$  active while the read input (RD) is inactive. The first of those external signals going to its inactive state deactivates  $\overline{WR}_{int}$  again.




Figure 4. Logical Combination of CS0, CS1, RD, and WR



#### read timing (using R/W, CS0-controlled)

Figure 5 shows the read-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a combined read-write input  $R/\overline{W}$ . The  $\overline{RD}$  input has to be tied to high-level in this configuration. This timing is called  $\overline{CSO}$ -controlled because  $\overline{CSO}$  is the last external signal of  $\overline{CSO}$ , CS1, and  $R/\overline{W}$  which becomes valid. The reading of the data should be done with a certain timing relative to the conversion clock CONV\_CLK, as illustrated in Figure 5.




Figure 5. Read Timing Diagram Using R/W (CSO-controlled)

#### read timing parameter (CSO-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
tsu(CONV_CLKL-CSOL)	Setup time, CONV_CLK low before CS valid	10			ns
tsu(CSOH-CONV_CLKL)	Setup time, CS invalid to CONV_CLK low	20			ns
t <sub>su(R/W)</sub>	Setup time, $R/\overline{W}$ high to last CS valid	0			ns
ta	Access time, last CS valid to data valid	0		10	ns
t <sub>h</sub>	Hold time, first CS invalid to data invalid	0		5	ns
th(R/W)	Hold time, first external CS invalid to R/W change	5			ns
t <sub>W</sub> (CS)	Pulse duration, CS active	10			ns

#### timing and signal description of the THS1009 (continued)

#### write timing (using R/W, CS0-controlled)

SLAS287 – AUGUST 2000

Figure 6 shows the write-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a combined read-write input  $R/\overline{W}$ . The  $\overline{RD}$  input has to be tied to high-level in this configuration. This timing is called  $\overline{CSO}$ -controlled because  $\overline{CSO}$  is the last external signal of  $\overline{CSO}$ ,  $\overline{CSO}$ , and  $\overline{R/W}$  which becomes valid. The write into the THS1009 can be performed irrespective of the conversion clock signal CONV\_CLK.




Figure 6. Write Timing Diagram Using R/W (CS0-controlled)

#### write timing parameter (CSO-controlled)

	<u> </u>				
	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>su(R/W)</sub>	Setup time, $R/\overline{W}$ stable to last CS valid	0			ns
t <sub>su</sub>	Setup time, data valid to first CS invalid	5			ns
th	Hold time, first CS invalid to data invalid	2			ns
th(R/W)	Hold time, first CS invalid to R/W change	5			ns
tw(CS)	Pulse duration, CS active	10			ns



#### analog input configuration and reference voltage

The THS1009 features two analog input channels. These can be configured for either single-ended or differential operation. Figure 7 shows a simplified model, where a single-ended configuration for channel AINP is selected. The reference voltages for the ADC itself are  $V_{REFP}$  and  $V_{REFM}$  (either internal or external reference voltage). The analog input voltage range is between  $V_{REFM}$  to  $V_{REFP}$ . This means that  $V_{REFM}$  defines the minimum voltage and  $V_{REFP}$  defines the maximum voltage, which can be applied to the ADC. The internal reference source provides the voltage  $V_{REFM}$  of 1.5 V and the voltage  $V_{REFP}$  of 3.5 V (see also section Reference Voltage). The resulting analog input voltage swing of 2 V can be expressed by:




Figure 7. Single-Ended Input Stage

A differential operation is desired for many applications due to better signal-to-noise ration. Figure 8 shows a simplified model for the analog inputs AINM and AINP, which are configured for differential operation. The differential operation mode provides in terms of performance benefits over the single-ended mode and is therefore recommended for best performance. The THS1009 offers 1 differential analog input and in the single-ended mode 2 analog inputs. If the analog input architecture is differential, common-mode noise and common-mode voltages can be rejected. Additional details for both modes are given below.




Figure 8. Differential Input Stage

In comparison to the single-ended configuration it can be seen that the voltage,  $V_{ADC}$ , which is applied at the input of the ADC is the difference between the input AINP and AINM. The voltage  $V_{ADC}$  can be calculated as follows:

#### analog input configuration and reference voltage (continued)

$$V_{ADC} = ABS(AINP-AINM)$$
 (2)

An advantage to single-ended operation is that the common-mode voltage

$$V_{CM} = \frac{AINM + AINP}{2}$$
(3)

can be rejected in the differential configuration, if the following condition for the analog input voltages is true:

$$AGND \le AINM, AINP \le AV_{DD}$$
(4)

$$1 V \leq V_{CM} \leq 4 V \tag{5}$$

#### single-ended mode of operation

The THS1009 can be configured for single-ended operation using dc or ac coupling. In either case, the input of the THS1009 should be driven from an operational amplifier that does not degrade the ADC performance. Because the THS1009 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply with its input requirements. This can be achieved with dc and ac-coupling.

#### dc coupling

SLAS287 - AUGUST 2000

An operational amplifier can be configured to shift the signal level according to the analog input voltage range of the THS1009. The analog input voltage range of the THS1009 goes from 1.5 V to 3.5 V. An operational amplifier can be used as shown in Figure 9.

Figure 9 shows an example with the analog input signal in the range between -1 V and 1 V. The signal is shifted by an operational amplifier to the analog input range of the THS1009 (1.5 V to 3.5 V). The operational amplifier is configured as an inverting amplifier with a gain of -1. The required dc voltage of 1.25 V at the noninverting input is derived from the 2.5-V output reference REFOUT of the THS1009 by using a resistor divider. Therefore, the operational amplifier output voltage is centered at 2.5 V. The 10 mF tantalum capacitor is required for bypassing REFOUT. REFIN of the THS1009 must be connected directly to REFOUT in single-ended mode. The use of ratio matched, thin-film resistor networks minimizes gain and offset errors.





Figure 9. Level-Shift for DC-Coupled Input




#### differential mode of operation

For the differential mode of operation, a conversion from single-ended to differential is required. A conversion to differential signals can be achieved by using an RF-transformer, which provides a center tap. Best performance is achieved in differential mode.





**Figure 10. Transformer Coupled Input** 

#### **TOTAL HARMONIC DISTORTION** SAMPLING FREQUENCY (SINGLE-ENDED) 80 75 THD - Total Harmonic Distortion - dB 70 65 $AV_{DD} = 5 \text{ V}, DV_{DD} = BV_{DD} = 3 \text{ V},$ $f_{IN} = 500 \text{ kHz}, AIN = -1 \text{ dB FS}$ 60 55 50 45 40 5 6 8 0 f<sub>S</sub> - Sampling Frequency - MHz Figure 11



**SIGNAL-TO-NOISE** 






SAMPLING FREQUENCY (SINGLE-ENDED) 65 60 SNR - Signal-to-Noise - dB 55  $AV_{DD} = 5 \text{ V}, DV_{DD} = BV_{DD} = 3 \text{ V},$  $f_{IN} = 500 \text{ kHz}$ , AIN = -1 dB FS50 45 0 1 6 8 f<sub>S</sub> - Sampling Frequency - MHz

Figure 13 Figure 14

SINAD - Signal-to-Noise and Distortion - dB




SIGNAL-TO-NOISE AND DISTORTION SAMPLING FREQUENCY (DIFFERENTIAL)  $AV_{DD} = 5 \text{ V}, DV_{DD} = BV_{DD} = 3 \text{ V},$  $f_{IN} = 500 \text{ kHz}, AIN = -1 \text{ dB FS}$ f<sub>S</sub> - Sampling Frequency - MHz


Figure 16


#### **SAMPLING FREQUENCY (DIFFERENTIAL)** SFDR – Spurious Free Dynamic Range – dB $AV_{DD} = 5 \text{ V}, DV_{DD} = BV_{DD} = 3 \text{ V},$ $f_{|N} = 500 \text{ kHz}, AIN = -1 \text{ dB FS}$

f<sub>S</sub> – Sampling Frequency – MHz Figure 17


SPURIOUS FREE DYNAMIC RANGE










# SPURIOUS FREE DYNAMIC RANGE vs INPUT FREQUENCY (DIFFERENTIAL)


























# EFFECTIVE NUMBER OF BITS vs INPUT FREQUENCY (DIFFERENTIAL)




Figure 30

# GAIN vs INPUT FREQUENCY (SINGLE-ENDED)




Figure 31

1.0

8.0

0.6 0.4 0.2 -0.0 -0.2 -0.4 -0.6 -0.8


0

256

INL - Integral Nonlinearity - LSB

#### **TYPICAL CHARACTERISTICS**

# DIFFERENTIAL NONLINEARITY vs ADC CODE



#### **INTEGRAL NONLINEARITY**

# AVDD = 5 V, DVDD = BVDD = 3 V, f<sub>S</sub> = 8 MSPS

ADC Code Figure 33


512

768


1024

#### TYPICAL CHARACTERISTICS

## FAST FOURIER TRANSFORM (4096 Points) (SINGLE-ENDED)



## FAST FOURIER TRANSFORM (4096 Points) (DIFFERENTIAL)




#### **MECHANICAL DATA**

#### DA (R-PDSO-G\*\*)

#### **38 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated