
SGBS305D - AUGUST 1994 - REVISED APRIL 1998

- Member of the Texas Instruments Widebus™ Family
- Advanced BiCMOS Technology
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate 512 × 18 Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB

- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 9 ns With a 50-pF Load and Simultaneous-Switching Data Outputs
- Released as DSCC SMD (Standard Microcircuit Drawing) 5962-9470401QXA and 5962-9470401QYA
- Package Options Include 84-Pin Ceramic Pin Grid Array (GB) and 84-Pin Ceramic Quad Flat (HT) Package

HT PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SGBS305D - AUGUST 1994 - REVISED APRIL 1998

GB PACKAGE (TOP VIEW)



Terminal Assignments

TERMINAL	NAME	TERMINAL	NAME	TERMINAL	NAME	TERMINAL	NAME
A1	PENA	B11	IRB	F9	NC	K2	A11
A2	CSA	C1	GND	F10	B6	K3	GND
А3	W/RA	C2	HFA	F11	GND	K4	Vcc
A4	WENA	C5	CLKA	G1	A5	K5	GND
A5	ORA	C6	NC	G2	GND	K6	A17
A6	Vcc	C7	Vcc	G3	A4	K7	GND
A7	ORB	C10	HFB	G9	B4	K8	Vcc
A8	WENB	C11	GND	G10	GND	K9	GND
A9	W/RB	D1	A1	G11	B5	K10	B10
A10	CSB	D2	A0	H1	A7	K11	B9
A11	AF/AEB	D10	В0	H2	GND	L1	A10
B1	IRA	D11	B1	H10	GND	L2	A12
B2	AF/AEA	E1	А3	H11	B7	L3	A13
В3	RSTA	E2	A2	J1	A8	L4	A14
B4	GND	E3	VCC	J2	VCC	L5	A16
B5	RENA	E9	Vcc	J5	A15	L6	B15
B6	CLKB	E10	B2	J6	NC	L7	B16
B7	RENB	E11	В3	J7	B17	L8	B14
B8	GND	F1	A6	J10	Vcc	L9	B13
B9	RSTB	F2	GND	J11	B8	L10	B12
B10	PENB	F3	NC	K1	A9	L11	B11



SGBS305D - AUGUST 1994 - REVISED APRIL 1998

description

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN54ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent 512×18 dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.

The SN54ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The state of the A0–A17 outputs is controlled by $\overline{\text{CSA}}$ and $\overline{\text{W/RA}}$. When both $\overline{\text{CSA}}$ and $\overline{\text{W/RA}}$ are low, the outputs are active. The A0–A17 outputs are in the high-impedance state when either $\overline{\text{CSA}}$ or $\overline{\text{W/RA}}$ is high. Data is written to FIFOA–B from port A on the low-to-high transition of CLKA when $\overline{\text{CSA}}$ is low, $\overline{\text{W/RA}}$ is high, WENA is high, and the $\overline{\text{IRA}}$ flag is high. Data is read from FIFOB–A to the A0–A17 outputs on the low-to-high transition of CLKA when $\overline{\text{CSA}}$ is low, $\overline{\text{W/RA}}$ is low, RENA is high, and the ORA flag is high.

The state of the B0–B17 outputs is controlled by \overline{CSB} and $W/\overline{R}B$. When both \overline{CSB} and $W/\overline{R}B$ are low, the outputs are active. The B0–B17 outputs are in the high-impedance state when either \overline{CSB} or $W/\overline{R}B$ is high. Data is written to FIFOB–A from port B on the low-to-high transition of CLKB when \overline{CSB} is low, $W/\overline{R}B$ is high, WENB is high, and the IRB flag is high. Data is read from FIFOA–B to the B0–B17 outputs on the low-to-high transition of CLKB when \overline{CSB} is low, $W/\overline{R}B$ is low, RENB is high, and the ORB flag is high.

The setup- and hold-time constraints for the chip selects (\overline{CSA} , \overline{CSB}) and write/read selects ($W/\overline{R}A$, $W/\overline{R}B$) enable and read operations on memory and are not related to the high-impedance control of the data outputs. If a port read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.


The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA–B (IRA) and the output-ready flag of FIFOB–A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB–A (IRB) and the output-ready flag of FIFOA–B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.

The SN54ABT7819 is characterized for operation over the full military temperature range of -55°C to 125°C.



SGBS305D - AUGUST 1994 - REVISED APRIL 1998


logic symbol†



 $^{\ ^{\}dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the GB package.




functional block diagram



CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS305D – AUGUST 1994 – REVISED APRIL 1998

enable logic diagram (positive logic)



Function Tables

A PORT

	SEI	LECT INI	PUTS	A0-A17	OPERATION	
CLKA	CSA	W/RA	WENA	RENA	AU-AT7	OPERATION
Х	Н	Х	Х	Х	High Z	None
1	L	Н	Н	Χ	High Z	Write A0–A17 to FIFOA–B
1	L	L	X	Н	Active	Read FIFOB-A to A0-A17

B PORT

	SE	LECT IN	PUTS	B0-B17	OPERATION	
CLKB	CSB	W/RB	WENB	RENB	DV-D17	OPERATION
Х	Н	Х	Х	Х	High Z	None
1	L	Н	Н	X	High Z	Write B0–B17 to FIFOB–A
↑	L	L	Χ	Н	Active	Read FIFOA-B to B0-B17



CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS305D - AUGUST 1994 - REVISED APRIL 1998

Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
A0–A17	I/O	Port-A data. The 18-bit bidirectional data port for side A.
AF/AEA	0	FIFOA–B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA, or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEA is high when X or fewer words or (512 – Y) or more words are stored in FIFOA–B. AF/AEA is forced high when FIFOA–B is reset.
AF/AEB	0	FIFOB–A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB, or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEB is high when X or fewer words or (512 – Y) or more words are stored in FIFOB–A. AF/AEB is forced high when FIFOB–A is reset.
B0-B17	I/O	Port-B data. The 18-bit bidirectional data port for side B.
CLKA	I	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB.
CLKB	I	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and can be asynchronous or coincident to CLKA.
CSA	I	Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to either write data from A0–A17 to FIFOA–B or read data from FIFOB–A to A0–A17. The A0–A17 outputs are in the high-impedance state when CSA is high.
CSB	I	Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to either write data from B0–B17 to FIFOB–A or read data from FIFOA–B to B0–B17. The B0–B17 outputs are in the high-impedance state when CSB is high.
HFA	0	FIFOA–B half-full flag. HFA is high when FIFOA–B contains 256 or more words and is low when FIFOA–B contains 255 or fewer words. HFA is set low after FIFOA–B is reset.
HFB	0	FIFOB–A half-full flag. HFB is high when FIFOB–A contains 256 or more words and is low when FIFOB–A contains 255 or fewer words. HFB is set low after FIFOB–A is reset.
IRA	0	Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA–B is full and writes to its array are disabled. IRA is set low during a FIFOA–B reset and is set high on the second low-to-high transition of CLKA after reset.
IRB	0	Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB–A is full and writes to its array are disabled. IRB is set low during a FIFOB–A reset and is set high on the second low-to-high transition of CLKB after reset.
ORA	0	Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB—A is empty and reads from its array are disabled. The last valid word remains on the FIFOB—A outputs when ORA is low. Ready data is present for the A0—A17 outputs when ORA is high. ORA is set low during a FIFOB—A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB—A.
ORB	0	Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA–B is empty and reads from its array are disabled. The last valid word remains on the FIFOA–B outputs when ORB is low. Ready data is present for the B0–B17 outputs when ORB is high. ORB is set low during a FIFOA–B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA–B.
PENA	I	AF/AEA program enable. After FIFOA–B is reset and before a word is written to its array, the binary value on A0–A7 is latched as an AF/AEA offset when PENA is low and CLKA is high.
PENB	ı	AF/AEB program enable. After FIFOB_A is reset and before a word is written to its array, the binary value on B0_B7 is latched as an AF/AEB offset when PENB is low and CLKB is high.
RENA	I	Port-A read enable. A high level on RENA enables data to be read from FIFOB–A on the low-to-high transition of CLKA when CSA is low, W/RA is low, and ORA is high.
RENB	I	Port-B read enable. A high level on RENB enables data to be read from FIFOA–B on the low-to-high transition of CLKB when CSB is low, W/RB is low, and ORB is high.
RSTA	I	FIFOA-B reset. To reset FIFOA-B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTA is low. This sets HFA low, IRA low, ORB low, and AF/AEA high.
RSTB	I	FIFOB–A reset. To reset FIFOB–A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTB is low. This sets HFB low, IRB low, ORA low, and AF/AEB high.



CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS305D – AUGUST 1994 – REVISED APRIL 1998

Terminal Functions (Continued)

TERMINAL NAME	I/O	DESCRIPTION
WENA	I	Port-A write enable. A high level on WENA enables data on A0–A17 to be written into FIFOA–B on the low-to-high transition of CLKA when W/RA is high, CSA is low, and IRA is high.
WENB	I	Port-B write enable. A high level on WENB enables data on B0–B17 to be written into FIFOB–A on the low-to-high transition of CLKB when W/RB is high, CSB is low, and IRB is high.
W/RA	-	Port-A write/read select. A high on W/RA enables A0–A17 data to be written to FIFOA–B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/RA enables data to be read from FIFOB–A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The A0–A17 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port-B write/read select. A high on W/RB enables B0–B17 data to be written to FIFOB–A on a low-to-high transition of CLKB when WENB is high, CSB is low, and IRB is high. A low on W/RB enables data to be read from FIFOA–B on a low-to-high transition of CLKB when RENB is high, CSB is low, and ORB is high. The B0–B17 outputs are in the high-impedance state when W/RB is high.





Figure 1. Reset Cycle for FIFOA-B†


†FIFOB-A is reset in the same manner.





† Written to FIFOA-B

Figure 2. Write Timing - Port A



[‡] Written to FIFOB-A

Figure 3. Write Timing - Port B




Figure 4. ORB-Flag Timing and First Data-Word Fall-Through When FIFOA-B Is Empty†



[†] Operation of FIFOB-A is identical to that of FIFOA-B.

CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS305D - AUGUST 1994 - REVISED APRIL 1998






Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B Is Full[†]

[†]Operation of FIFOB-A is identical to that of FIFOA-B.



[†] Read from FIFOB-A

Figure 6. Read Timing – Port A



[‡]Read from FIFOA-B

Figure 7. Read Timing - Port B



WENA

NOTES: A. \overline{CSA} , $\overline{CSB} = 0$, W/ $\overline{R}A = 1$, W/ $\overline{R}B = 0$

B. X is the almost-empty offset and Y is the almost-full offset for AF/AEA. C. HFB and AF/AEB function in the same manner for FIFO B – A.

Figure 8. FIFOA - B (HFA, AF/AEA) Asynchronous Flag Timing

W513-X

W512-X

SGBS305D - AUGUST 1994 - REVISED APRIL 1998

offset values for AF/AE

The AF/AE flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or fewer words or (512 – Y) or more words.

To program the offset values for AF/AEA, PENA can be brought low after FIFOA—B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on A0—A7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PENA low for another low-to-high transition of CLKA reprograms Y to the binary value on A0—A7 at the time of the second CLKA low-to-high transition.

During the first two CLKA cycles used for offset programming, \overline{PENA} can be brought high only when CLKA is low. \overline{PENA} can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 9). To use the default values of X = Y = 128, \overline{PENA} must be tied high. No data is stored in FIFOA–B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner, with \overline{PENB} enabling CLKB to program the offset values taken from B0–B7.




Figure 9. Programming X and Y Separately for AF/AEA



SGBS305D - AUGUST 1994 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to V _{CC} + 0.5 V
Voltage range applied to any output in the high state or power-off state, VO	
Current into any output in the low state, I _O	48 mA
Input clamp current, $I_{ K }(V_{ C } < 0)$	−18 mA
Output clamp current, I _{OK} (V _O < 0)	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
٧ _I	Input voltage	0		VCC	V
ЮН	High-level output current			-12	mA
loL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature	-55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER		TES	T CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA					-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 m	A		2.5			
Vон		$V_{CC} = 5 V$,	I _{OH} = –3 m	A		3			V
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = −12 i	mA		2			
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ m}$	A			0.5	0.55	V
Ц		$V_{CC} = 5.5 \text{ V},$	ΛI = ΛCC o	r GND				±1	μΑ
I _{OZH} §		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$					50	μΑ
IOZL§		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V					- 50	μΑ
IOI		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V			-40	-100	-180	mA
					Outputs high			15	
Icc		$V_{CC} = 5.5 \text{ V},$	$I_{O} = 0$,	$V_I = V_{CC}$ or GND	Outputs low			95	mA
					Outputs disabled			15	
Ci	Control inputs	V _I = 2.5 V or 0.5	V	•	•		6		pF
Co	Flags	V _O = 2.5 V or 0.5	O = 2.5 V or 0.5 V				4		pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5	5 V				8		рF

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

[§] The parameters IOZH and IOZL include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS305D – AUGUST 1994 – REVISED APRIL 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 10)

			MIN	MAX	UNIT
f _{clock}	Clock frequency			50	MHz
t _W	Pulse duration	CLKA, CLKB high or low	8		ns
		A0–A17 before CLKA↑ and B0–B17 before CLKB↑	5		
		CSA before CLKA↑ and CSB before CLKB↑	7.5		
		W/RA before CLKA↑ and W/RB before CLKB↑	7.5		
t _{su}	Setup time	WENA before CLKA↑ and WENB before CLKB↑	5		ns
		RENA before CLKA↑ and RENB before CLKB↑	5		
		PENA before CLKA↑ and PENB before CLKB↑	5		
		RSTA or RSTB low before first CLKA↑ and CLKB↑†	5		
		A0–A17 after CLKA↑ and B0–B17 after CLKB↑	0		
		CSA after CLKA↑ and CSB after CLKB↑	0		
		W/RA after CLKA↑ and W/RB after CLKB↑	0		
t _h	Hold time	WENA after CLKA↑ and WENB after CLKB↑	0		ns
		RENA after CLKA↑ and RENB after CLKB↑	0		
		PENA after CLKA low and PENB after CLKB low	3		
		RSTA or RSTB low after fourth CLKA↑ and CLKB↑†	4		

[†] To permit the clock pulse to be utilized for reset purposes




CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS305D - AUGUST 1994 - REVISED APRIL 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f _{max}	CLKA or CLKB		50		MHz
	CLKA↑	A0-A17	3	12	
	CLKB↑	B0-B17	3	12	
	CLKA↑	IRA	3	12	_
^t pd	CLKB↑	IRB	3	12	ns
	CLKA↑	ORA	2.5	12	115
	CLKB↑	ORB	2.5	12	
	CLKA↑	AF/AEA	7	18	
	CLKB↑	AF/AEA	7	18	
^t PLH	RSTA	AF/AEA	3	15	ns
4 .	CLKA↑	AF/AEB	7	18	ns
^t pd	CLKB↑	AF/AED	7	18	115
^t PLH	RSTB	AF/AEB	3	15	ns
	CLKA↑	HFA	7	18	115
	CLKB↑	HFA	7	18	ns
^t PHL	RSTA	TIFA	3	15	
	CLKA↑	HFB	7	18	
^t PLH	CLKB↑	HFB	7	18	ns
^t PHL	RSTB	HFB	3	15	ns
	CSA	A0-A17	1.5	10	ns
	W/RA	AU-AT7	1.5	10	
^t en	CSB	B0-B17	1.5	10	
	W/RB	DU-D17	1.5	10	
	CSA	A0-A17	1.5	10	
4	W/RA	AU-AT/	1.5	10	1
^t dis	CSB	DO D47	1.5	10	ns
	W/RB	B0-B17	1.5	10	



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 10. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME **LOAD CAPACITANCE** $V_{CC} = 5 V$ T_A = 25°C typ + 6 $R_L = 500 \Omega$ t _{pd} - Propagation Delay Time - ns typ + 4 typ + 2 typ typ – 2 0 50 100 150 200 250 300 C_L - Load Capacitance - pF




Figure 12

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated