

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Eight Outputs
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I_{OH}, 48-mA I_{OL})
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Ceramic Flatpacks (W), Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPS

description

The SN54CDC341 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be placed in a low state regardless of the A input.

The propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for customer use and should be strapped to GND.





FK PACKAGE

The SN54CDC341 is characterized for operation over the full military temperature range of -55°C to 125°C.

FUNCTION TABLE

INPUTS			OUTPUTS		
1G	2G	Α	1Y1-1Y4	2Y1-2Y4	
Х	Х	L	L	L	
L	L	Н	L	L	
L	Н	Н	L	Н	
Н	L	Н	Н	L	
Н	Н	Н	Н	Н	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SGAS005A - MARCH 1996 - REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high state or power-off state,	
V _O (see Note 1)	V to V_{CC} + 0.5 V
Current into any output in the low state, IO	
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

					UNIT
Vcc	CC Supply voltage				V
VIH	H High-level input voltage				V
V _{IL}	Low-level input voltage				V
VI	Input voltage				V
IOH	IOH High-level output current			-48	mA
lOL	DL Low-level output current				mA
f _{clock}	Input clock frequency	One output bank loaded		33	MHz
	input clock frequency	Both output banks loaded		25	IVII IZ
TA	Operating free-air temperature			125	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS				MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA		-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$				
Voн	$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3		V	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -48 \text{ mA}$	2			
V _{OL}	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA			0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1	μΑ
lO [‡]	$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V			-200	mA
loo	V _{CC} = 5.5 V,	I _O = 0,	Outputs high		3.5	mA
ICC	$V_I = V_{CC}$ or GND		Outputs low		33	IIIA
C _i	V _I = 2.5 V or 0.5 V					pF

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.


SGAS005A - MARCH 1996 - REVISED JULY 1997

switching characteristics, C_L = 50 pF (see Figures 1 and 2)


PARAMETER	FROM (INPUT) (O	TO (OUTPUT)	PACKAGE	$V_{CC} = 5 V$, $T_A = 25^{\circ}C$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$		UNIT	
		(OUTPUT)		MIN	TYP	MAX	MIN	MAX		
^t PLH	А	۸	Y	All	2.3		6.7	1.8	7	no
^t PHL		ī	All	3.6		6.3	3.3	7	ns	
^t PLH	G	Υ	All	1.6		4.1	1.3	4.7	ns	
^t PHL	9	'	All	2.3		4.4	1.8	4.9		
		Y	J			1.8		1.9	ns	
	Α		W			0.7		1.9		
*			FK			0.6		0.8		
^t sk(o)	G	Y	J			0.9		0.9	ns	
			W			0.5		1.2		
			FK			0.6		0.7		
	А	Y	J			1.7		1.7		
			W			1.4		1.7	ns	
			FK			1.7		2.1		
^t sk(p)	G Y		J			1		1		
		Υ	W			0.6		1.3	ns	
			FK			1.3		1.8		
t _{sk(pr)} †	A or G	Y				1.2		1.2	ns	

[†] $tsk_{(pr)}$ is guaranteed across the full voltage and temperature range but is measured only at 25C, V_{CC} = 5 V, using the A inputs.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tp_{LHn} (n = 1, 2)
 The difference between the fastest and slowest of tp_{HLn} (n = 1, 2)
- B. Pulse skew, $t_{Sk(p)}$, is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1, 2).
- C. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
 - The difference bétween the fastest and slowest of tpLHn (n = 1, 2) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tpHLn (n = 1, 2) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{sk(o)}$, $t_{sk(p)}$, $t_{sk(pr)}$




MECHANICAL INFORMATION

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




MECHANICAL INFORMATION

J (R-GDIP-T**)

· (... •)

CERAMIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, and GDIP1-T20

MECHANICAL INFORMATION

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL-STD-1835 GDFP2-F20



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated