
D2661, DECEMBER 1982 - REVISED MARCH 1988

- · Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil-Wide Plastic and Ceramic DIPs, Ceramic Chip Carriers, and Plastic "Small Outline" Packages
- Dependable Texas Instruments Quality and Reliability

OUTPUT	LOGIC
3-State	True
Open-Collector	True
3-State	Inverting
Open-Collector	Inverting
	Open-Collector 3-State

### description


These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.




BUS B TO BUS A

SN54LS'...JT PACKAGE SN74LS'... DW OR NT PACKAGE (TOP VIEW) CAB 1 24 VCC 23 CBA SAB∏2 22 SBA DIR[]3 21 🗍 G A1∏4 20 B1 A2∏5 19 B2 A3 ∏6 18 B3 A4[ 17 B4 A5 □8 A6 []9 16 B5 A7 ☐10 15 B6 14 🔲 B7 A8∐11 13 🗌 B8 GND 12

SN54LS'...FK PACKAGE (TOP VIEW)






(21) (3) (1) (23) (2) (22) G DIR CAB CBA SAB SBAL H Horl X L X

REAL-TIME TRANSFER BUS A TO BUS 8

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production pracessing does not necessarily include testing of all parameters.



# SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS



Enable  $(\overline{G})$  and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable  $\overline{G}$  is active (low). In the isolation mode (control  $\overline{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.


The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0° to 70°C.


### **FUNCTION TABLE**

	INPUTS					DATA	4 I/O <sup>†</sup>	OPERATION	OR FUNCTION
G	DIR	ÇAB	CBA	SAB	SBA	A1 THRU A8 B1 THRU E		LS646, LS647	LS648, LS649
X	X	†	X	x	Х	Input	Not specified	Store A, B unspecified	Store A, B unspecified
×	X	×	<b>†</b>	Х	Х	Not specified	Input	Stare B, A unspecified	Store B, A unspecified
H	Х	Ť	Ť	Х	Х	1	1	Store A and B Data	Store A and B Data
Н	×	H or L	H or L	X	X	Input	Input Isolation, hold storage		Isolation, hold storage
L	L	X	H or L	_ x	L	G		Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	Х	X	×	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
L	н	H or L	Х	L	×		0	Real-Time A Data to B Bus	Real-Time A Data to B Bus
L	Н	Х	X	Н	X	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus

<sup>†</sup> The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

## logic diagrams (positive logic)





Pin numbers shown are for DW, JT, and NT packages.

## SN54LS646, SN54LS647, SN74LS646, SN74LS647 OCTAL BUS TRANSCEIVERS AND REGISTERS

logic symbols† 'LS647 'LS646 G (21) G (21) G3 G3 DIR (3) (3) DIR-3 EN1 (BA) 3 EN1 [BA] 3 EN2 [AB] 3 EN2 [AB] CBA (23) CBA (23) SBA (22) SBA (22) ∐ G5 □ **G**5 CAB (1) CAB (1) > ∏ C6 SA8-(2) SAB (2) **∐** G7 (20) (20)(4) (4) 4D **←** B1 ≥ 1 < 4 D **∆**1 A1 →→ A1 -4-15 Ľ 5  $\overline{\Box}$ ≥ 1 2 ♀ 6D 6D (19)(5) (5) (19)**←→** B2 A2 **→** A2 -4 **♦>**-82 (18) (18) (6) (6) **4**▶ 83 A3 <del>- **♦** ▶</del> A3 <del>-4 )</del> **←** ВЗ (17) (7) (17)**♦**► 84 A4 -4+ (8) (16) (8) (16)A5 **→ ♦** 85 A5 -4-**← ►** B5 (15) 115) 191 A6-4+ **←►** 86 A6 -++ **♦** 86 (10) (14)(10) (14) **↔** B7 A7-4-A7-49 **←**► B7 (13) (11) (13)  $\{11\}$ 


**♦** 88

A8 <del>◀ ▶</del>

**♦** B8


A8 <del>◆ ▶</del>


 $<sup>^\</sup>dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.





<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

### schematics of inputs and outputs









# SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input voltage: Control inputs			. 7 V
1/0 ports			5.5 V
Operating free-air temperature range:		55°C to 1	
	SN74LS646, SN74LS648		70°C
Storage temperature range		- 65°C to 1	50°C

## recommended operating conditions

			SN	SN54LS646/648		SN74LS646/648			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
$v_{cc}$	Supply voltage		4,5	5	5.5	4.75	5	5.25	V
$V_{1H}$	High-level input voltage		2			2			V
VIL	Low-level input voltage	-			0.5			0.6	V
ЮН	High-level output current				- 12			- 15	mA
IOL	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
tw	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			1
t <sub>su</sub>	Setup time before CAB1 or CBA1	A or B	15			15			ns
	Hold time							_	_
th	after CAB1 or CBA1	A or B	0			0			กร
Тд	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	IETED		EST CONDIT	lonet	SN5	4LS646	/648	SN7	UNIT		
PARAIV	IETEK	<b>'</b>	EST CONDIT	TONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
Vik		V <sub>CC</sub> = MIN,	I <sub>I</sub> = — 18 mA				- 1.5			- 1.5	٧
Hysteresis (V <sub>T+</sub> -V <sub>T-</sub> )	A or B input	V <sub>CC</sub> = MIN			0.1	0.4		0.2	0.4	-	٧
∨он		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX		$I_{OH} = -3 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -15 \text{ mA}$	2.4	3.4		2.4	3.4		٧
YoL		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	V <sub>IH</sub> = 2 V,	IOL = 12 mA		0.25	0.4		0.25 0.35	0.4	٧
I <sub>I</sub>	Control inputs A or B ports	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,				·	0.1			0.1	mA
ΊΗ	Control inputs A or B ports	V <sub>CC</sub> - MAX,	V <sub>1</sub> = 2.7 V				20			20 20	μΑ
IIL	Control inputs A or B ports	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4 - 0.4			- 0.4 - 0.4	mΑ
los§		V <sub>CC</sub> = MAX,	VO = 0 V		- 40		<b>– 225</b>	- 40		- 225	mΑ
				Outputs high		91	145		91	145	
	∟\$646			Outputs low		103	165		103	165	mA
<sup>1</sup> cc	LS648	V <sub>CC</sub> = MAX		Outputs disabled		103	165		103	165	
100		ACC MWW	ACC MIVA			91	145		91	145	] "'^
				Outputs low		103	165		103	165	]
				Outputs disabled	L	120	180		120	180	

Teor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>\</sup>P$  For I/O ports, the parameters  $I_{\mbox{\scriptsize IH}}$  and  $I_{\mbox{\scriptsize IL}}$  include the off-state output current,



 $<sup>^{</sup>t}$  All typical values are at VCC = 5 V, TA = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 

0.00.000	FROM	то	TEST COMPLETIONS	1LS646		'LS648		UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	MIN TYP	MAX	ONLI
<sup>t</sup> PLH	CAB or CBA	A or B		15	25	15	25	ns
tPHL.	CABOLCBA	Aurb		23	35	24	40	ns
<sup>t</sup> PLH	A or B	BorA		12	18	12	18	ns
<sup>†</sup> ₽HL	70,5	BUIA		13	20	15	25	ns
¹₽LH	SAB or SBA <sup>†</sup> with Bus	A or B		26	40	37	55	ns
tPHL	input high		$R_1 = 667 \Omega$ , $C_1 = 45 pF$ ,	21	35	24	40	ns
<sup>t</sup> PLH	SAB or SBA <sup>†</sup> with Bus		See Note 2	33	50	26	40	ns
<sup>†</sup> ₽HL	input low				14	25	23	40
<sup>t</sup> PZH	਼ ਫ			33	55	30	50	ns
tPZ1_	]	AorB		42	65	37	55	ns
<sup>t</sup> PZH	DIE.	AOIB		28	45	23	40	ПŠ
tPZL	DIR			39	60	30	45	nş
<sup>‡</sup> PHZ	-			23	35	28	45	ns
<sup>t</sup> PLZ	<u> </u>	A = = =	RL=667Ω, CL=5pF,	22	35	22	35	Π\$
TPHZ	DIR	AorB	See Note 2	20	30	24	35	ns
<sup>t</sup> PLZ	מיט [			19	30	19	30	nş

<sup>&</sup>lt;sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input voltage (control inputs)		7 V
Off-state output voltage (A and B por	ts)	5.5 V
Operating free-air temperature range:	SN54LS647, SN54LS649	– 55°C to 125°C
	SN74LS647, SN74LS649	$-0^{\circ}C$ to $70^{\circ}C$
Storage temperature range		– 65°C to 150°C

### recommended operating conditions

				N54LS6 N54LS6		SN74LS647 SN74LS649			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vçc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage	-7 00	2			2			V
VIL	Low-level input voltage				0.5			0.6	V
۷он	High-level output voltage				5.5			5.5	V
OL	Low-level output voltage			·	12			24	mA
		CBA ar CAB high	15			15			
tw	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			
t <sub>su</sub>	Setup time before CAB+ or CBA+	A or B	15			15			ns
th	Hold time after CAB† or CBA†	А ог В	0		-	0			ras
TA	Operating free-air temperat	ure	- 55		125	0	_	70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITI	TEST CONDITIONS <sup>†</sup>		N54LS6 N54LS <del>6</del>		SN74LS647 SN74LS649			UNIT
				MIN	TYP#	MAX	MIN	TYP‡	MAX	
VIK		V <sub>CC</sub> = MIN, I <sub>1</sub> = - 18 mA				<b>– 1.5</b>			- 1.5	٧
Hysteresis (V <sub>T+</sub> -V <sub>T-</sub> )	A or B input	V <sub>CC</sub> = MIN	0.1	0.4		0.2	0.4		٧	
ЮН		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V	VIL = MAX,			0.1			0.1	mΑ
VI -		VCC = MIN. VIH = 2 V.	IOL = 12 mA		0.25	0.4		0.25	0.4	1 V
VOL		VIL = MAX	IOL = 24 mA	İ			l	0.35	0.5	
1.	A or B		V <sub>1</sub> = 5.5 V			0.1			0.1	4
11	All others	others $V_{CC} = MAX$ $V_1 = 7 V$		0.1			0.1	mA		
IIН		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	•			20			20	μΑ
IIL	•	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V	<del></del>			- 0.4			- 0.4	mA
	'LS647	)/ - MAY O	Outputs high	1	79	130		79	130	
laa	L3047	V <sub>CC</sub> = MAX, Outputs open	Outputs low		94	150		94	150	50
ıcc	'LS649	Ves = Max Outputs cons	Outputs high		79	130		79	130	mΑ
	L3049	V <sub>CC</sub> = MAX, Outputs open	Outputs low		94	150		94	150	

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.



# SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

switching characteristics,  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C

PARAMETER	FROM	TO	TEST CONDITIONS		'LS647			LS649		
TATIANETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	TINU
<sup>†</sup> PLH	CAB or CBA	A or B			22	35		17	30	ns
tPHL_	CASCICBA	AOIB	[		28	45		28	45	ns
†PLH	AorB	ВогА			17	26		15	25	ns
<sup>t</sup> PHL		BOLA	į		18	27		20	30	ns
tPLH	SAB or SBA <sup>†</sup> with Bus input high	}			33	50		37	55	ns
<sup>†</sup> PHL		A or B	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF,		29	45		28	45	ns
†PLH	SAB or SBA†	Aoro	See Note 2		39	60		30	45	пѕ
<sup>t</sup> PH(.	with Bus input low				19	30		26	40	ns
<sup>₹</sup> PLH	G				25	40	_	21	40	пs
<sup>ţ</sup> PHL	<u> </u>	A B			33	50		34	50	ns
<sup>t</sup> PLH	DIR	A or B			23	35		19	30	ns
<sup>t</sup> PHL	_ 516	1	Ì		25	40		27	45	ns

<sup>†</sup> These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated