#### SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Direct Overriding Clear
- Applications:
  - Stacked or Push-Down Registers
  - Buffer Storage
  - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two outputenable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

SN54ALS299 . . . J PACKAGE SN74ALS299 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS299 . . . FK PACKAGE (TOP VIEW)



Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs asynchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs, but has no effect on clearing, shifting, or storing data.

The SN54ALS299 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS299 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

#### **FUNCTION TABLE**

MODE				INP	UTS				I/O PORTS					OUTPUTS				
INIODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/QB	C/QC	D/QD	E/QE	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	$Q_{\textbf{A}'}$	$Q_{H'}$
Clear	L L L	X L H	L X H	L L X	L L X	X X X	X X X	X X X	L L X	L L L	L L L							
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>B0</sub> Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub> Q <sub>D0</sub>	Q <sub>E0</sub> Q <sub>E0</sub>	Q <sub>F0</sub> Q <sub>F0</sub>	Q <sub>G0</sub> Q <sub>G0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>
Shift Right	H H	L L	H H	L L	L L	↑ ↑	X X	H L	H L	Q <sub>An</sub> Q <sub>An</sub>	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H L	Q <sub>Gn</sub> Q <sub>Gn</sub>
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H L
Load	Н	Н	Н	Χ	Χ	1	Χ	Χ	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

#### logic symbol‡




<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>†</sup> When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

## logic diagram (positive logic)



 $\dagger$  I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub> : All inputs		7 V
I/O ports		5.5 V
Operating free-air temperature range, T <sub>A</sub> : \$	SN54ALS299	. −55°C to 125°C
	SN74ALS299	0°C to 70°C
Storage temperature range		. −65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDAS220B - DECEMBER 1982 - REVISED DECEMBER 1994

#### recommended operating conditions

			SN	54ALS2	99	SN74ALS299		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
la	High-level output current	$Q_{A'}$ or $Q_{H'}$			-0.4			-0.4	mA
IOH	riigii-ievei output current	$Q_A - Q_H$			-1			-2.6	IIIA
la.	Low lovel output ourrent	Q <sub>A</sub> ' or Q <sub>H</sub> '			4			8	mA
IOL	Low-level output current	$Q_A - Q_H$			12			24	IIIA
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	SN	54ALS2	99	SN	UNIT				
_ F	ARAMETER	TEST CONDITIONS			TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII	
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2				
Vон	Q <sub>A</sub> – Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.4	3.3					V	
	QA - QH	VCC = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
V <sub>OL</sub>	Q <sub>A</sub> , or Q <sub>H</sub> ,	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4		
	QA' OI QH'	VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V	
	Q <sub>A</sub> – Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4		
			I <sub>OL</sub> = 24 mA					0.35	0.5		
1.	A – H	V00 - 5 5 V	V <sub>I</sub> = 5.5 V			0.1			0.1 mA		
ΙĮ	Any others	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	IIIA	
l <sub>IH</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
. +	S0, S1, SR, SL	V 55V	V 0.4V			-0.2			-0.2	Δ	
I <sub>IL</sub> ‡	Any others	$V_{CC} = 5.5 \text{ V},$	$V_{  } = 0.4 \text{ V}$		-0.1				-0.1	mA	
	Q <sub>A</sub> ' or Q <sub>H</sub> '	V 55V	V- 0.05.V	-15		-70	-15		-70	Λ	
IO§	Q <sub>A</sub> – Q <sub>H</sub>	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.25 \text{ V}$	-20		-112	-30		-112	mA	
			Outputs high		15	28		15	28		
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		22	38		22	38	mA	
			Outputs disabled		23	40		23	40		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $<sup>\</sup>ddagger$  For I/O ports (Q<sub>A</sub>-Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54A	SN54ALS299         SN74ALS299           MIN         MAX         MIN         MAX           0         17         0         30           22         16.5           12         10	UNIT			
				MIN	MAX	MIN	MAX	UNII	
fclock	Clock frequency (at 50% duty cycle)			0	17	0	30	MHz	
t <sub>W</sub>	Pulse duration	CLK high or low	22		16.5		ns		
	Pulse duration	CLR low	12		10				
		S0 or S1				20			
l	Setup time before CLK↑	Oscial an assellat data	High	18		16			
t <sub>su</sub>		Serial or parallel data  Low		15		6		ns	
	Inactive-state setup time before CLK↑†	CLR	15		15				
th	Hald for a firm OUK	S0 or S1	0		0				
	Hold time after CLK↑	Serial or parallel data	0		0		ns		

<sup>†</sup> Inactive-state setup time is also referred to as recovery time.


## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX‡					
			SN54A	LS299	SN74A				
			MIN	MAX	MIN	MAX			
f <sub>max</sub>			17		30		MHz		
<sup>t</sup> PLH	CLK	0. 0	2	19	4	13	ns		
<sup>t</sup> PHL		Q <sub>A</sub> –Q <sub>H</sub>	4	25	7	19	] "		
<sup>t</sup> PLH	CLK	Q <sub>A′</sub> or Q <sub>H′</sub>	2	21	5	15	ns		
<sup>t</sup> PHL			4	25	8	18	115		
<b>t</b> =	CLR	$Q_A-Q_H$	6	29	6	22	ns		
<sup>t</sup> PHL	CLR	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	6	29	6	22	115		
<sup>t</sup> PZH	OE1, OE2	0 0	5	22	6	16	ns		
t <sub>PZL</sub>	OE1, OE2	$Q_A - Q_H$	6	27	8	22	115		
<sup>t</sup> PZH	CO C4	0 . 0	5	27	7	17	ns		
<sup>t</sup> PZL	S0, S1	Q <sub>A</sub> -Q <sub>H</sub>	6	26	8	22	115		
<sup>t</sup> PHZ	OE1, OE2	0. 0	1	15	1	8	ns		
<sup>t</sup> PLZ	OE1, OE2	Q <sub>A</sub> -Q <sub>H</sub>	4	38	5	15	115		
<sup>t</sup> PHZ	S0, S1	Q <sub>A</sub> -Q <sub>H</sub>	1	16	1	12	ns		
<sup>t</sup> PLZ	50, 51	M <sup>−</sup> ∝H	4	34	8	25	HIS		

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated