SDAS032A - DECEMBER 1983 - REVISED MARCH 1985

- Package Options Include Plastic Small Outline Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Buffered 3-State Outputs Drive Bus Lines Directly
- Cascadable to n-Bits
- Eight Selectable Transceiver/Port Functions:
  - B to A
  - Register to A and/or B
  - Off-Line Shifts (A and B Ports in High-Impedance State)
  - Shifted to A and/or B
- Particularly Suitable for Use in Diagnostics Analysis Circuitry
- Serial Register Provides:
  - Parallel Storage of Either A or B input Data
  - Serial Transmission of Data from Either A or B Port
  - Readback Mode B to A
- Dependable Texas Instruments Quality and Reliability

#### description


The 'AS856 features two 8-bit I/O ports (A1-A8 and B1-B8), an 8-bit parallel-load, serial-in, parallel-out shift register, and control logic. With these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three control lines OEA, OEB, and MODE. These functions include: transferring data from port A to port B or vice versa (i.e., the transceiver function), serial shifting data to either or both ports, and performing off-line shifts (with A and B ports active as transceivers in a high-impedance state).

SN54AS856 . . . JT PACKAGE SN74AS856 . . . DW OR NT PACKAGE (TOP VIEW)

24 🛮 V<sub>CC</sub> **OEB** OEAL 23 CLK 22 ∏ SERIN MODE II 3 A1[] 21 **B**1 5 20 N B2 A2[] АЗ∏ 19**∏** B3 18**∏** B4 Α4П 17 B5 А5П А6П 16**∏** B6 A7[ 10 15**∏** B7 14**∏** B8 А8Г 11 12 13 DQ8 GND

SN54AS856...FK PACKAGE SN74AS856...FN PACKAGE

(TOP VIEW)



NC - No internal connection

Synchronous parallel loading of the internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS856 is ideally suited for applications needing signature-analysis circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly and all are 3-state except for Q8, which is a totem-pole output.

The SN54AS856 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AS856 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


	MODE		CI OCK	CEDIN		- 04	D4			DO			D2		- 04	D4	۸,5	05	D.F.	۸,		DC	4.7	07	D7	۸,		D0	FUNCTION
MODE	OEA	OEB	CLOCK	SERIN	A1	Q1	В1	A2	Q2	B2	А3	Q3	ВЗ	A4	Q4	В4	A5	Q5	В5	A6	Q6	В6	A7	Q7	В7	A8	Q8	В8	FUNCTION
L	L	L	H or L	Х	Q1	Q1	Н	Q2	Q2	Q2	Q3	Q3	Q3	Q4	Q4	Q4	Q5	Q5	Q5	Q6	Q6	Q6	Q7	Q7	Q7	Q8	Q8	Q8	Feedback
L	L	L	1	Х	Q1	Q1	Н	Q2	Q2	Q2	Q3	Q3	Q3	Q4	Q4	Q4	Q5	Q5	Q5	Q6	Q6	Q6	Q7	Q7	Q7	Q8	Q8	Q8	reeuback
L	L	Н	H or L	Х	В1	Q1	Н	B2	Q2	Z	ВЗ	Q3	Z	В4	Q4	Z	B5	Q5	Z	B6	Q6	Z	В7	Q7	Z	B8	Q8	Z	B to A
L	L	Н	1	Х	В1	B1	L	B2	B2	Z	ВЗ	ВЗ	Z	В4	B4	Z	B5	B5	Z	В6	В6	Z	В7	B7	Z	В8	B8	Z	A to Q
L	Н	L	H or L	Х	Z	Q1	L	Z	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	Z	Q8	Q8	A to Q
L	Н	L	1	Х	Z	A1	L	Z	A2	A2	Z	АЗ	АЗ	Z	A4	A4	Z	A5	A5	Z	A6	A6	Z	A7	A7	Z	A8	A8	Q to B
L	Н	Н	H or L	Х	Z	Q1	L	Z	Q2	Z	Z	Q3	Z	Z	Q4	Z	Z	Q5	Z	Z	Q6	Z	Z	Q7	Z	Z	Q8	Z	A to Q
L	Н	Н	1	Х	Z	A1	L	Z	A2	Z	Z	АЗ	Z	Z	A4	Z	Z	A5	Z	Z	A6	Z	Z	A7	Z	Z	A8	Z	Alow
Н	L	L	H or L	Х	Q1	Qn	L	Q2	Qn	Q2	Q3	Qn	Q3	Q4	Qn	Q4	Q5	Qn	Q5	Q6	Qn	Q6	Q7	Qn	Q7	Q8	Qn	Q8	Shift
Н	L	L	1	Н	Н	Н	L	Q1	Q1	Q1	Q2	Q2	Q2	Q3	Q3	Q3	Q4	Q4	Q4	Q5	Q5	Q5	Q6	Q6	Q6	Q7	Q7	Q7	То
Н	L	L	1	L	L	L	L	Q1	Q1	Q1	Q2	Q2	Q2	Q3	Q3	Q3	Q4	Q4	Q4	Q5	Q5	Q5	Q6	Q6	Q6	Q7	Q7	Q7	A and B
Н	L	Н	H or L	Х	Q1	Qn	L	Q2	Qn	Z	Q3	Qn	Z	Q4	Qn	Z	Q5	Qn	Z	Q6	Qn	Z	Q7	Qn	Z	Q8	Qn	Z	Shift
Н	L	Н	1	Н	Н	Н	L	Q1	Q1	Z	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	Z	То
Н	L	Н	1	L	L	L	L	Q1	Q1	Z	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	Z	А
Н	Н	L	H or L	Х	Z	Qn	L	Z	Qn	Q2	Z	Qn	Q3	Z	Qn	Q4	Z	Qn	Q5	Z	Qn	Q6	Z	Qn	Q7	Z	Qn	Q8	Shift
Н	Н	L	1	Н	Z	Н	L	Z	Q1	Q1	Z	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	То
Н	Н	L	1	L	Z	L	L	Z	Q1	Q1	Z	Q2	Q2	Z	Q3	Q3	Z	Q4	Q4	Z	Q5	Q5	Z	Q6	Q6	Z	Q7	Q7	В
Н	Н	Н	H or L	Х	Z	Qn	L	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	Z	Qn	Z	
Н	Н	Н	1	Н	Z	Н	L	Z	Q1	Z	Z	Q2	Z	Z	Q3	Z	Z	Q4	Z	Z	Q5	Z	Z	Q6	Z	Z	Q7	Z	Shift
Н	Н	Н	1	L	Z	L	L	Z	Q1	Z	Z	Q2	Z	Z	Q3	Z	z	Q4	Z	Z	Q5	Z	Z	Q6	Z	Z	Q7	Z	

**FUNCTION TABLE** 

n = level of Q<sub>n</sub>(n = 1, 2 . . 8) established on most recent ↑ transition of CLK. Q1 through Q8 are the shift register outputs; only Q8 is available externally. The double inversions that take place as the data travels from port to port are ignored in this table.




## logic symbol†



Pin numbers shown are for DW, JT, and NT packages.

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




# Four Identical Channels Not Shown Inputs/Outputs Not Shown:

(6) A3 (19) B3 (7) A4 (18) B4

(7) A4 (18) B4 (8) A5 (17) B5

(9) A6 (16) B6



Pin numbers shown are for DW, JT, and NT packages.



# SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

SDAS032A - DECEMBER 1983 - REVISED MARCH 1985

## absolute maximum ratings over free-air temperature range

Supply voltage, V <sub>CC</sub>		 7 V
Input voltage: All inputs		 7 V
Voltage applied to a disabled 3-state or	utput	 5.5 V
Operating free-air temperature range:	SN54AS856	 -55°C to 125°C
	SN74AS856	 0°C to 70°C
Storage temperature range		 -65°C to 150°C

#### recommended operating conditions

			SI	SN54AS856			SN74AS856			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.8			0.8	V	
ЮН	High lavel autout aumant	A1-A8, B1-B8		-12				-15	А	
HO	High-level output current	Q8			-2			-2	mA	
	Lave lavel autout avenue	A1-A8, B1-B8			32			48	A	
IOL	Low-level output current	Q8			20			20	mA	
fclock	Clock frequency	•	0		45	0		50	MHz	
t <sub>W</sub>	Duration of clock pulse		11			10			ns	
	0-t t' b-t 01 K^	A1-A8, B1-B8 SERIN	5.5			5.5				
t <sub>su</sub>	Setup time before CLK↑	OEB, OEA, MODE	5.5			5.5			ns	
	Hald Care data after OLKA	A1-A8, B1-B8 SERIN	0			0				
t <sub>h</sub>	Hold-time, data after CLK↑	OEB, OEA, MODE	0			0			ns	
TA	Operating free-air temperatu	ire	-55		125	0		70	°C	

## SN54AS856, SN74AS856 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

SDAS032A - DECEMBER 1983 - REVISED MARCH 1985

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TECT COME	SN	54AS85	6	SN				
	PARAMETER	TEST COND	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	A1-A8	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$	2	3.2					
Vон	B1-B8	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -15 \text{ mA}$				2	3.3		V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
	All outputs	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 32 \text{ mA}$		0.25	0.5				
VOL	except Q8	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 48 \text{ mA}$					0.35	0.5	V
	Q8	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$			0.5			0.5	
	OEB, OEA, MODE	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.2			0.2	
Ιį	CLK and SERIN	vCC = 5.5 v,	V  = 7 V			0.1			0.1	mA
	A1-A8, B1-B8	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 5.5 V$			0.2			0.2	
	OEB, OEA, MODE					40			40	
۱н	CLK and SERIN	$V_{CC} = 5.5 V$ ,	$V_1 = 2.7 \ V$			20			20	μΑ
	A1-A8, B1-B8‡					70			70	
	OEB, OEA, MODE					-1			-1	
I₁∟	CLK and SERIN	$V_{CC} = 5.5 V$ ,	$V_{I} = 0.4 \ V$			-0.5			-0.5	mA
	A1-A8, B1-B8‡					-0.5			-0.5	
1-8	Except Q8	V-0 - 5 5 V	Va - 2.25 V	-30		-112	-30		-112	mA
IOĄ	Q8	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.25 V	-20		-112	-20		-112	IIIA
Icc		V <sub>CC</sub> = 5.5 V			118	200		118	200	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameters II<sub>I</sub> and I<sub>IL</sub> include the output currents I<sub>OZH</sub> and I<sub>OZL</sub>, respectively.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS032A - DECEMBER 1983 - REVISED MARCH 1985

## switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54	UNIT			
f <sub>max</sub>			45	MAX	<b>MIN</b> 50	MAX	MHz
<sup>t</sup> PLH	- Any B port	Anu Anna	2	8	2	7	ns
<sup>t</sup> PHL		Any A port	2	10.5	2	9.5	
<sup>t</sup> PLH	- ↑MODE	Any A or B	2	8.5	2	7.5	ns
<sup>t</sup> PHL		port	5	20	5	19	115
<sup>t</sup> PLH	- ↓MODE Ť	Any A or B	2	8.5	2	7.5	ns
<sup>t</sup> PHL		port	2	9.5	2	8	115
<sup>t</sup> PLH	CIK	Any A or B	3	12	3	9	ns
t <sub>PHL</sub>	CLK	port	3	12	3	11	110
<sup>t</sup> PLH	CLK	Q8	2	9	2	7.5	ns
<sup>t</sup> PHL		Qo	2	10	2	9	
<sup>t</sup> PHZ			2	9	2	7	ns ns
t <sub>PLZ</sub>	OEA or OEB	Any A or B	2	12	2	9.5	
<sup>t</sup> PZH	32,7, 31, 32, 3	port	2	8	2	7	
t <sub>PZL</sub>			2	11	2	10	110

<sup>†</sup> The positive transition of the MODE control will cause low-level data at the A output bus or stored in Q to be invalid for 12 ns. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated