SCLS332F - MARCH 1996 - REVISED JANUARY 2000

- **Members of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Distributed V<sub>CC</sub> and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

### description

The 'AHC16541 devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

SN54AHC16541 . . . WD PACKAGE SN74AHC16541 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

	- 1		П		1
1 <del>0E</del> 1	d	1	O	48	10E2
1Y1	q	2		47	] 1A1
1Y2	q	3		46	] 1A2
GND	q	4		45	GND
1Y3	Ц	5		44	1A3
1Y4	Q	6			] 1A4
$V_{CC}$					$\mathbb{D}_{VCC}$
1Y5					1A5
1Y6	9	9			1A6
GND		10		39	GND
1Y7	Ц	11		38	1A7
1Y8	9	12		37	1A8
2Y1	9	13		36	2A1
2Y2	q	14		35	2A2
GND	9	15			GND
2Y3	9	16			2A3
2Y4	Ц	17		32	2A4
$V_{CC}$		18		31	
2Y5	=	l .			2A5
2Y6	=	l .			2A6
GND	_				GND
2Y7	=	22			2A7
2Y8	у	23		26	2 <u>A8</u>
2 <del>0E1</del>	9	24		25	2 <mark>0E</mark> 2

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC16541 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE** (each 8-bit buffer/driver)

	ОИТРИТ		
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



SCLS332F - MARCH 1996 - REVISED JANUARY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	
Input clamp current, $I_{ K }(V_{ C } < 0)$	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through each V <sub>CC</sub> or GND	±75 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package .	63°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 3)

			SN54AH	SN54AHC16541		SN54AHC16541 SN74AHC16541			UNIT
			MIN	MAX	MIN	MAX	UNII		
Vсс	Supply voltage		2	5.5	2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5		1.5				
VIН	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3.85								
		V <sub>CC</sub> = 2 V		0.5		0.5			
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V		
		V <sub>CC</sub> = 5.5 V		1.65		1.65			
٧ı	Input voltage	-	0.0	5.5	0	5.5	V		
٧o	Output voltage		.0	Vcc	0	Vcc	V		
		V <sub>CC</sub> = 2 V	20	-50		<del>-</del> 50	μΑ		
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	8	-4		-4	mA		
		$V_{CC} = 5 V \pm 0.5 V$		-8	MIN MAX  .5 2 5.5  1.5 2.1  3.85  .5 0.5  .9 0.9  .5 0 5.5  .6 0 VCC  .6 0 VCC  .6 0 -50  -4 -4  -8 -8  .6 50 50  4 4 4  8 8  8 00 100  20 20	mA			
		V <sub>CC</sub> = 2 V		50		50	μΑ		
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4			
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA		
A4/A		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	//		
ΔυΔν	input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C		

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## SN54AHC16541, SN74AHC16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS332F - MARCH 1996 - REVISED JANUARY 2000

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vaa	T,	ղ = 25°C	;	SN54AH0	C16541	SN74AHC16541		LINIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		2 V	1.9	2		1.9		1.9			
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9			
Voн		4.5 V	4.4	4.5		4.4		4.4		V	
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	N.	3.8	3.8		
		2 V			0.1		0.1	0.1			
	I <sub>OL</sub> = 50 μA	3 V			0.1	0.1			0.1		
V <sub>OL</sub>		4.5 V			0.1	6	0.1		0.1	V	
	I <sub>OL</sub> = 4 mA	3 V			0.36	30	0.5		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	30	0.5		0.44		
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	Q	±1*		±1	μΑ	
loz	$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μΑ	
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10	pF	
Co	$V_O = V_{CC}$ or GND	5 V		3						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at V<sub>CC</sub> = 0 V.

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	PARAMETER FROM TO L		LOAD	T <sub>A</sub> = 25°C			SN54AH	C16541	SN74AH0	UNIT											
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT										
t <sub>PLH</sub>	А	Y	C <sub>1</sub> = 15 pF		5**	8.4**	1**	10**	1	10	ns										
t <sub>PHL</sub>	^	'	C[ = 15 μΓ		5**	8.4**	1**	10**	1	10	115										
<sup>t</sup> PZH	ŌĒ	Y	C 15 pE		6**	10.6**	1**	12.5**	1	12.5	ns										
t <sub>PZL</sub>	OE	1	C <sub>L</sub> = 15 pF		6**	10.6**	1**	12.5**	1	12.5	115										
t <sub>PHZ</sub>	ŌĒ	Y	C 15 pE		7**	11.5**	1**	12.5**	1	12.5	ns										
t <sub>PLZ</sub>	OE	T	ī		ı	'	I	I	I	'	Į į	ļ ļ	Y $C_L = 15 pF$		7**	11.5**	1**	12.5**	1	12.5	113
t <sub>PLH</sub>	А	Y	C <sub>I</sub> = 50 pF		7.5	11.9	1	13.5	1	13.5	20										
t <sub>PHL</sub>	A	ī	'	CL = 50 pr		7.5	11.9	25	13.5	1	13.5	ns									
<sup>t</sup> PZH	ŌĒ	Y	C <sub>1</sub> = 50 pF		8	14.1	0 1	16	1	16	ns										
tPZL	OE	T	CL = 50 pr		8	14.1	Q 1	16	1	16	115										
t <sub>PHZ</sub>	V		Y C <sub>1</sub> = 50 pF		9	14	1	16	1	16	no										
tPLZ	OE	ŌE Y	C <sub>L</sub> = 50 pF		9	14	1	16	1	16	ns										
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5***				1.5	ns										

 $<sup>^{\</sup>star\star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>\*\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS332F - MARCH 1996 - REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	TA	√ = 25°C	;	SN54AH0	C16541	SN74AHC	16541	UNIT						
PARAMETER	ARAMETER (INPUT) (OUTPUT) CAP	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT							
t <sub>PLH</sub>	Α	Υ	C <sub>I</sub> = 15 pF		3.5*	6*	1*	7*	1	6.5	ns						
t <sub>PHL</sub>	ζ.	'	CL = 13 pr		3.5*	6*	1*	7*	1	6.5	115						
<sup>t</sup> PZH	ŌĒ	Y	C <sub>L</sub> = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	ns						
tPZL	OE	'	GL = 13 pr		4.7*	7.3*	1*	8.5*	1	8.5	115						
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>L</sub> = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns						
t <sub>PLZ</sub>	OE	'	'	1	'	1	'	ı	CL = 13 pr		5*	7.2*	1* 4	8.5*	1	8.5	115
tPLH	Α	Y	C <sub>1</sub> = 50 pF		5	8	4	9	1	8.5	ns						
t <sub>PHL</sub>	ζ.	'	'		<u>'</u>	'	ı '	CL = 30 pr		5	8	7	9	1	8.5	115	
<sup>t</sup> PZH	ŌĒ	Υ	C <sub>I</sub> = 50 pF		6.2	9.3	0 1	10.5	1	10.5	ns						
t <sub>PZL</sub>	OE .	OE	'	CL = 30 pr		6.2	9.3	2 1	10.5	1	10.5	115					
t <sub>PHZ</sub>	ŌĒ	ŌĒ	<del></del>	Υ	C <sub>L</sub> = 50 pF		6	9.2	1	10.5	1	10.5	ns				
tPLZ			ľ	GL = 50 pr		6	9.2	1	10.5	1	10.5	115					
tsk(o)			C <sub>L</sub> = 50 pF			1**				1	ns						

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	SN74	UNIT		
	FARAWETER	SN74AHC16541	ONT		
V <sub>OL(P)</sub>	Quiet output, maximum dynamic VOL		0.7		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic VOH		4.7		V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	12	pF

<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated